
NVIDIA TENSOR CORE DL PERFORMANCE GUIDE

Michael Andersch, Valerie Sarge, Paulius Micikevicius NVIDIA

TENSOR CORES: BUILT TO ACCELERATE AI

Available on NVIDIA Volta and Turing Tensor Core GPUs



This talk: Learn basic guidelines to best harness the power of Tensor Core GPUs!

OUTLINE

- 1. Tensor Core refresher what, how, why?
- 2. Reasoning about Deep Learning performance
- 3. Guidelines for ideal Tensor Core performance
- 4. Case studies

TENSOR CORES: A REFRESHER

Introduced on NVIDIA Volta V100 GPU

Tensor Cores are ...

... special hardware execution units

... built to accelerate deep learning

... executing matrix multiply operations

Volta Tensor Cores

FP16/FP16 and FP16/FP32 modes

Turing Tensor Cores

+ INT8/INT32, INT4/INT32, INT1/INT32

							L1 Instruc	ctio	n Cache							_
		L0 li	nstruc	tion C	ache			$\left \right $			L0 l	nstruc	tion C	ache		
		redule			Warp Scheduler (32 thread/clk)											
	Di	h Unit			Dispatch Unit (32 thread/clk)											
Register File (16,384 x 32-bit)									Register File (16,384 x 32-bit)							
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	\square		
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	+		+++
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR		FP64	INT	INT	FP32	FP32	TENSOR		TENSOR
FP64	INT	INT	FP32	FP32	TENSOR CORE		CORE		FP64	INT	INT	FP32	FP32	CORE	CORE	
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	E.		
FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32			
FP64	INT	INT	EP32	FP32					FP64	INT	INT	FP32	FP32			
LD/ LD/	LD/	LD/	LD/	LD/	LD/	LD/			LD/ LD	LD/	LD/	LD/	LD/	LD/	LD/	SFU
ST ST	ST	ST	ST nstruc	ST tion C	ST ache	ST	SFU][][ST ST	ST	ST	ST nstruc	ST tion C	ST ache	ST	
01 01	Wa	L0 li rp Scł	nstruc nedule		ache hread	ST /clk)	5F0		ST ST	Wa	L0 In rp Sch		tion C r (32 t	ache hread	l/clk)	
	Wa	L0 li rp Sch spatcl	nstruc nedule h Unit	tion C r (32 t	ache hread read/c	ST /clk) :lk)	5F0			Wa Di	L0 I rp Sch spatc	nstruc nedule	tion C r (32 t (32 th	ache hread read/o	l/clk) clk)	
FP64	Wa	L0 li rp Sch spatcl	nstruc nedule h Unit File ('	tion C r (32 t (32 th	ache hread read/c	ST /clk) :lk)	SPU		FP64	Wa Di	L0 I rp Sch spatc	nstruc nedule h Unit File ('	tion C r (32 t (32 th	ache hread read/o	l/clk) clk)	
	Wa Di Reç	L0 In rp Sch spatc jister	nstruc nedule h Unit File (' FP32	tion C r (32 t (32 th 16,384	ache hread read/c	ST /clk) :lk)				Wa Di Reç	L0 II rp Sch spatc gister	nstruc nedule h Unit File (' FP32	tion C r (32 t (32 th 16,38	ache hread read/o	l/clk) clk)	
FP64	Wa Di Reç INT	L0 In rp Sch spatc ister INT	nstruc hedule h Unit File (1 FP32 FP32	tion C r (32 t (32 th 16,384 FP32	ache hread read/c	ST /clk) :lk)			FP64	Wa Di Reç INT	L0 I rp Sch spatc gister INT	nstruc hedule h Unit File (1 FP32 FP32	tion C r (32 t (32 th 16,38 FP32	ache hread read/o	l/clk) clk)	
FP64 FP64	Wa Di Reg INT	L0 In rp Sch spatc ister INT INT	nstruc hedule h Unit File (1 FP32 FP32 FP32	tion C r (32 t (32 th 16,384 FP32 FP32	ache hread read/c 4 x 32	st /clk) ::lk) :-bit)	TENSOR		FP64 FP64	Wa Di Reç INT	LO II rp Sch spatc gister INT INT	nstruc hedule h Unit File (' FP32 FP32	tion C r (32 th (32 th 16,38 FP32 FP32	ache hread read/d 4 x 32	I/clk) clk) 2-bit) ISOR	TENSOR
FP64 FP64 FP64	Wa Di Reg INT INT	L0 In rp Sch spatc ister INT INT	nstruc hedule h Unit File (' FP32 FP32 FP32 FP32	tion C r (32 t (32 th 16,384 FP32 FP32 FP32	ache hread read/c 4 x 32	ST /clk) :lk) :-bit)			FP64 FP64 FP64	Wa Di Reç INT INT	LO II rp Sch spatc gister INT INT INT	nstruc hedule h Unit File (' FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,38 FP32 FP32 FP32	ache hread read/d 4 x 32	l/clk) clk) 2-bit)	
FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT	L0 In rp Sch spatcl ister INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32	ache hread read/c 4 x 32	st /clk) ::lk) :-bit)	TENSOR		FP64 FP64 FP64 FP64	Wa Di Reç INT INT INT	LO II rp Scl spatc gister INT INT INT	nstruc nedule h Unit File (* FP32 FP32 FP32 FP32 FP32	tion C r (32 t (32 th 16,38 FP32 FP32 FP32 FP32	ache hread read/d 4 x 32	I/clk) clk) 2-bit) ISOR	TENSOR
FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT	L0 In rp Sch spatci ster INT INT INT INT	nstruc nedule h Unit FIIe (FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32	ache hread read/c 4 x 32	st /clk) ::lk) :-bit)	TENSOR		FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT	L0 In rp Sch spatc jister INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32	tion C r (32 t (32 th 16,38- FP32 FP32 FP32 FP32 FP32	ache hread read/d 4 x 32	I/clk) clk) 2-bit) ISOR	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT INT	L0 In p Sch spatcl ister INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread read/c 4 x 32	st /clk) ::lk) :-bit)	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT INT	L0 I rp ScI spatc jister INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	ache hread read/d 4 x 32	I/clk) clk) 2-bit) ISOR	TENSOR
FP64 FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT INT INT	LO In rp Sch spatc ister INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 t (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread read/c 4 x 32	st /clk) ::lk) :-bit)	TENSOR		FP64 FP64 FP64 FP64 FP64 FP64 FP64	Wa Di Reg INT INT INT INT INT INT	LOIN rp Sch spatc jister INT INT INT INT INT	nstruc nedule h Unit File (' FP32 FP32 FP32 FP32 FP32 FP32	tion C r (32 th (32 th 16,38- FP32 FP32 FP32 FP32 FP32 FP32 FP32	ache hread read/d 4 x 32	I/clk) clk) 2-bit) ISOR	TENSOR

HOW TO USE TENSOR CORES FOR TRAINING



NVIDIA cuDNN, cuBLAS, TensorRT

Tensor Core Optimized Frameworks and Libraries Enable mixed precision training

<u>S9143 - Mixed Precision Training of Deep Neural Networks</u>

Easiest way: AMP

Automatic Mixed Precision

S9998 - Automatic Mixed Precision in PyTorch

<u>S91003 - MxNet Models Accelerated with Tensor Cores</u>

S91029 - Automated Mixed-Precision Tools for TensorFlow Training

This talk: How to maximize perf once MP is enabled

DEEP LEARNING PERFORMANCE BASICS

DOES <X> USE TENSOR CORES?

Or: Am I using TCs effectively? AKA: "Only 50 TFLOPS?!"

GPU PERFORMANCE BASICS

The GPU: a highly parallel, scalable processor


GPUs have processing elements (SMs), on-chip memories (e.g. L2 cache), and off-chip DRAM

Tesla V100: 125 TFLOPS, 900 GB/s DRAM

What limits the performance of a computation?

 $time_{math operations} > time_{data movement}$

 $\frac{FLOPS}{math throughput} > \frac{bytes}{memory bandwidth}$ $\frac{FLOPS}{bytes} > \frac{math throughput}{memory bandwidth}$



LIMITER ANALYSIS Lesson 1: Understand your performance limiters

Math limited if: $\frac{FLOPS}{bytes} > \frac{math throughput}{memory bandwidth}$

Left metric is algorithmic mix of math and memory ops called arithmetic intensity

Right metric is the processor's ops/byte ratio - e.g. V100 can execute 125/0.9=139 FLOPS/B

Comparing arithmetic intensity to ops/byte ratio indicates what algorithm is limited by!

Operation	Arithmetic Intensity	Limiter
Residual addition	0.166	Memory
ReLU activation	0.25	Memory
Batch normalization	O(10)	Memory
Convolution	1-10000+	Memory/Math
	(assumes FP16 data)	

HOW TO CHECK IF TENSOR CORES ARE USED

Simplest method: run GPU profiler

Run *nvprof* and look for [i|s|h][some numbers] in function names

volta_h884gemm_...

```
turing_fp16_s1688cudnn_fp16_...
```

But: not comprehensive

some kernels use TCs but don't follow this naming scheme

no trivial mapping back to neural network operations


Useful as a first check: Am I using Tensor Cores, and are they close to being the top function?

END-TO-END PERFORMANCE

Lesson 2: Total Tensor Core speedup depends on memory limited time

The end-to-end network speedup depends on layer mix

Amdahl's law: if you speed up X% of your runtime, then the (1-X)% limit your overall speedup



GPU PERF BASICS: SUMMARY

Before we dig into the details

Tensor Cores accelerate processing (not memory) by providing higher matrix math throughput

Rules of thumb to remember

- 1. Check arithmetic intensity against GPU ops/byte ratio to see if math or memory limited
- 2. End-to-end speedup from Tensor Cores depends on operation mix in the neural network
- 3. Use *nvprof* as a quick check to see if you are using Tensor Cores at all

TENSOR CORE PERF GUIDELINES

TENSOR CORE ACCELERATION

Which operations *do* benefit?

Dot product operations

GEMMs (Dense/Linear/FullyConnected/...)

Convolutions


RNN/LSTM/GRU/...

Can be thought of as matrix-matrix multiplications

Arithmetic intensity = MNK/(MK+KN+MN)

E.g. MxNxK = 4096x4096x4096: Arith. Intensity = 1365

But: becomes BW bound if any dimension is small




Μ

(GEMM)

DNN OPERATION MAPPING TO GEMM

Forward pass mappings



📀 NVIDIA

BACKGROUND: TC-ACCELERATED GEMM

Output matrix partitioned into thread block tiles

GPUs execute work by mapping computation to threads

Threads are grouped into thread blocks to cooperate


Thread blocks are scheduled onto GPU SMs

GEMM algorithm: blocks produce output matrix tiles

Tiles require alignment for efficient access

If problem cannot be tiled cleanly, perf is lost

Smaller tiles are less efficient



FUNCTIONAL REQUIREMENTS

Multiple-of-8 and multiple-of-16 rule

Choose layer sizes as multiple of 8 (FP16) or 16 (INT8)

Linear: inputs, outputs, batch size

Convolution: input/output channels

RNNs: hidden, embedding, batch, vocabulary

Tensor Core speeds require efficient aligned data accesses to keep the cores fed

Hardware uses CUDA cores as fallback

4-8x slower than Tensor Cores

N = 2048, K = 2048 1.61.4 1.2 Duration (ms) 1.0 0.8 0.6 0.4 0.2 0.0 2048 2064 2080 2096 2112 М (Tesla V100-DGXS-16GB, cuBLAS 10.1)


Performance of NT GEMM with

7 💿 💿 7

PARALLELIZATION: TILE QUANTIZATION

Dimensions quantize to tile boundaries


When the problem size does not cleanly divide into tiles, performance is lost



PARALLELIZATION: TILE QUANTIZATION

Dimensions quantize to tile boundaries

When the problem size does not cleanly divide into tiles, performance is lost




Choosing dimensions to be multiples of 64 minimizes tile quantization (cuBLAS 10.1)

PARALLELIZATION: WAVE QUANTIZATION

Number of tiles quantizes to the GPU size


Tiles are assigned to SMs, so performance is ideal when number of tiles is a multiple of SM count



PARALLELIZATION: WAVE QUANTIZATION

Number of tiles quantizes to the GPU size

Tiles are assigned to SMs, so performance is ideal when number of tiles is a multiple of SM count



It is useful to check the number of thread blocks created (by calculation or nvprof/nsight)

PARALLELIZATION: TILE EFFICIENCY

Larger tiles are more bandwidth efficient, larger K amortizes overhead

Tiles are just smaller GEMMs - same data reuse principles


When tile's M and N are smaller ...

... less data reuse is captured in the tile ... more external bandwidth is required

Also, when tile's K is small ...

... setup and teardown overheads dominate


In general, larger operations perform better




TENSOR CORE PERFORMANCE GUIDELINES

If you only remember one slide from this presentation, use this one!

- 1. Satisfy requirements to enable Tensor Cores
 - For linear layers: input size, output size, batch size need to be multiples of 8 (FP16) / 16 (INT8)
 - For convolutions: input and output channel counts need to be multiples of 8 (FP16) /16 (INT8)
- 2. Ensure good Tensor Core GEMM efficiency
 - Choose the above dimensions as multiples of 64/128/256
 - (if the total number of tiles is small) Ensure that the tile count is a multiple of the SM count
- 3. Be aware of bandwidth limited regimes
 - If any GEMM dimension is 128 or smaller, the operation is likely bandwidth limited






From "Attention is all you need"

Step 1: Pad vocabulary to multiple of 8 to ensure TC usage in projection layer

Vocabulary size maps to M dimension in projection layer

Transformer: Projection Linear layer, batch 5120



From "Attention is all you need"

Step 2: Pad input sequence data to multiple of 8 to ensure TC usage in all other layers

Sequence length maps to M/N dimensions in attention layers

Sequence length * number of sentences maps to N dimension in most layers




Transformer: Feed-Forward Network, first layer

From "Attention is all you need"

Step 3: Choose token count per batch such that tile count is multiple of SM count (80 here)

E.g. 5120 instead of 4096, 2560 instead of 2048, ...

Transformer: Feed-Forward Network, first layer



SUMMARY

SUMMARY: TENSOR CORE GUIDELINES

Tensor Core GPUs provide considerable deep learning performance

Following a few simple guidelines can maximize delivered performance

Ensure key dimensions are multiples of 8 (FP16) or 16 (INT8)

Choose dimensions to avoid tile and wave quantization where possible

Up to a point, larger dimensions lead to higher efficiency

Visit the permanent online version of this guide (ETA early April)

https://docs.nvidia.com/deeplearning/sdk/dl-performance-guide/index.html

RESOURCES

TENSOR CORES

For more information

Volta V100 whitepaper

Turing whitepaper

Mixed-precision training guide

Tensor Core technology webpage

Programming Tensor Cores blog post

DNN OPERATION MAPPING TO GEMM All pass mappings

Operation	Phase	GEMM "M"	GEMM "N"	GEMM "K	
FC/Linear	Forward	Output features	Batch size	Input features	
	Data grad	Input features	Batch size	Output features	
	Weight grad	Input features	Output features	Batch size	
Conv	Forward	Batch x iHeight x iWidth	Output channels	Input channels x fHeight x fWidth	
	Data grad	Batch x iHeight x iWidth	Input channels	Output channels x fHeight x fWidth	
	Weight grad	Input channels x fHeight x fWidth	Output channels	Batch x iHeight x iWidth	

TENSOR CORE THROUGHPUTS

On Volta and Turing GPUs (except TU11x), MACs/SM/CLK

		CUDA	Cores		Tensor Cores				
GPU	FP64	FP32	FP16	INT8	FP16	INT8	INT4	INT1	
Volta	32	64	128	256	512				
Turing	2	64	128	256	512	1024	2048	8192	

CONVOLUTION DATA LAYOUTS

With Tensor Cores, NHWC layout is faster than NCHW layout

4D tensor data can be laid out two ways

"channel-first" or NCHW

"channel-last" or NHWC

TC convolutions natively process NHWC tensors NCHW data incurs an extra transpose Native NHWC support in MxNet and TF (via XLA) PyTorch support in development Enable NHWC layout when possible

