

#### INTEGRATION OF DALI WITH TENSORRT ON XAVIER

Josh Park (joshp@nvidia.com), Manager - Automotive Deep Learning Solutions Architect at NVIDIA Anurag Dixit(anuragd@nvidia.com), Deep Learning SW Engineer at NVIDIA

## Contents

Backgrounds

TensorRT

DALI

Integration

Performance



#### Backgrounds

layer name	output size	18-layer	34-layer	50-layer	101-layer	152-layer	
conv1	112×112	7×7, 64, stride 2					
conv2_x	56×56	3×3 max pool, stride 2					
		$\left[\begin{array}{c} 3\times3,64\\ 3\times3,64\end{array}\right]\times2$	$\left[\begin{array}{c} 3\times3,64\\ 3\times3,64\end{array}\right]\times3$	$\begin{bmatrix} 1 \times 1, 64 \\ 3 \times 3, 64 \\ 1 \times 1, 256 \end{bmatrix} \times 3$	$\begin{bmatrix} 1 \times 1, 64 \\ 3 \times 3, 64 \\ 1 \times 1, 256 \end{bmatrix} \times 3$	$\begin{bmatrix} 1 \times 1, 64 \\ 3 \times 3, 64 \\ 1 \times 1, 256 \end{bmatrix} \times 3$	
conv3_x	28×28	$\left[\begin{array}{c} 3\times3,128\\ 3\times3,128\end{array}\right]\times2$	$\left[\begin{array}{c} 3\times3,128\\3\times3,128\end{array}\right]\times4$	$\begin{bmatrix} 1 \times 1, 128 \\ 3 \times 3, 128 \\ 1 \times 1, 512 \end{bmatrix} \times 4$	$\begin{bmatrix} 1 \times 1, 128 \\ 3 \times 3, 128 \\ 1 \times 1, 512 \end{bmatrix} \times 4$	$\begin{bmatrix} 1 \times 1, 128 \\ 3 \times 3, 128 \\ 1 \times 1, 512 \end{bmatrix} \times 8$	
conv4_x	14×14	$\left[\begin{array}{c} 3\times3,256\\ 3\times3,256\end{array}\right]\times2$	$\left[\begin{array}{c} 3\times3,256\\ 3\times3,256\end{array}\right]\times6$	$\begin{bmatrix} 1 \times 1, 256 \\ 3 \times 3, 256 \\ 1 \times 1, 1024 \end{bmatrix} \times 6$	$\begin{bmatrix} 1 \times 1, 256 \\ 3 \times 3, 256 \\ 1 \times 1, 1024 \end{bmatrix} \times 23$	$\begin{bmatrix} 1 \times 1, 256 \\ 3 \times 3, 256 \\ 1 \times 1, 1024 \end{bmatrix} \times 36$	
conv5_x	7×7	$\left[\begin{array}{c} 3\times3,512\\ 3\times3,512\end{array}\right]\times2$	$\left[\begin{array}{c} 3\times3,512\\ 3\times3,512\end{array}\right]\times3$	$\begin{bmatrix} 1 \times 1, 512 \\ 3 \times 3, 512 \\ 1 \times 1, 2048 \end{bmatrix} \times 3$	$\begin{bmatrix} 1 \times 1, 512 \\ 3 \times 3, 512 \\ 1 \times 1, 2048 \end{bmatrix} \times 3$	$\begin{bmatrix} 1 \times 1, 512 \\ 3 \times 3, 512 \\ 1 \times 1, 2048 \end{bmatrix} \times 3$	
	1×1	average pool, 1000-d fc, softmax					
FLOPs		$1.8 \times 10^{9}$	$3.6 \times 10^9$	$3.8 \times 10^{9}$	$7.6 \times 10^9$	$11.3 \times 10^{9}$	

#### Parameter layers in billions FLOPS (mul/add)

[1] He, Kaiming, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. "Deep residual learning for image recognition." In *Proceedings of the IEEE conference on computer vision and pattern recognition*, pp. 770-778. 2016.

#### **GPU: High Performance** SW Libraries **Computing Platform DL** Applications Tesla V100 Tesla V100 PCle SXM2 **GPU** Architecture **NVIDIA Volta** TensorRT DL NVIDIA Tensor Frameworks 640 Cores DALI NVIDIA CUDA® 5,120 Cores **cuDNN** Double-Precision 7 TFLOPS 7.5 TFLOPS Performance Single-Precision 14 TFLOPS 15 TFLOPS Performance CUDA Tensor 112 TFLOPS 120 TFLOPS Performance **GPU** Memory **16 GB HBM2** Memory 900 GB/sec **CUDA** Driver Bandwidth ECC Yes Interconnect 32 GB/sec 300 GB/sec Bandwidth\* System Interface PCIe Gen3 **NVIDIA NVLink** Form Factor PCIe Full SXM2 Height/Length Max Power 250 W 300 W HW with GPUs Comsumption Thermal Solution Passive Compute APIs CUDA, DirectCompute, OpenCL<sup>™</sup>, OpenACC

#### **NVIDIA DRIVE AGX Platform**

Xavier - aarch64 based on SoC w/ CPU + GPU + MEM

iGPU


8 Volta SMs

512 CUDA cores

64 Tensor Cores

20 TOPS INT8, 10 TOPS FP16

**CUDA Compute Capability 7.2** 




## **NVIDIA TensorRT**

#### **NVIDIA TensorRT - Programmable Inference Accelerator**


- Optimize and Deploy neural networks in production environments
- Maximize throughput for latency critical apps with optimizer and runtime
- Deploy responsive and memory efficient apps with INT8 & FP16 optimizations
- Accelerate every framework with TensorFlow integration and ONNX support
- Run multiple models on a node with containerized inference


server



## **TensorRT 5 supports Turing GPUs**

- Optimized kernels for mixed precision (FP32, FP16, INT8) workloads on Turing GPUs
- Control precision per-layer with new APIs
- Optimizations for depth-wise convolution operation






21X 27X 36X 20X **8**X RECOM VIDEO/ ASR NLP TTS Deep Speech 2 GNMT Deep Recom WaveNet IMAGE ResNet-50

From Every Framework, Optimized For Each Target Platform

#### **Turing Tensor Core**

### How TensorRT Works?


- Layer & Tensor Fusion
- Auto-Tuning
- Precision Calibration
- Multi-Stream Execution
- Dynamic Tensor Memory



### Layer & Tensor Fusion

#### **Unoptimized Network**

**TensorRT Optimized Network** 




### **Kernel Auto-Tuning**

- Maximize kernel performance
- Select the best performance

#### for target GPU

#### • Parameters

- Input data size
- Batch
- Tensor layout
- Input dimension
- Memory
- Etc.



### Lower precision - FP16

- FP16 matches the results quite closely to FP32
- TensorRT automatically converts FP32 weights to FP16 weights

builder->setFp16Mode(true);

• To enforce that 16-bit kernels will be used when building the engine

builder->setStrictTypeConstraints(true);


• Tensor Core kernels (HMMA) for FP16 (supported on Volta and Turing GPUs)

## Lower Precision - INT8 Quantization

#### • Setting the builder flag enables INT8 precision inference.


- o builder->setInt8Mode(true);
- O IInt8Calibrator\* calibrator;
- o builder->setInt8Calibrator(calibrator);
- Quantization of FP32 weights and activation tensors
  - (weights) Int8\_weight = ROUND\_To\_Nearest ( scaling\_factor \* FP32\_weight\_in\_the\_filters )
    - \* scaling\_factor = 127.0 f / max ( | all\_FP32\_weights | )
  - (activation) Int8\_value = if (value > threshold): threshold; else scaling\_factor \* FP32\_value
    - \* Activation range unknown (input dependent) => calibration is needed
- Dynamic range of each activation tensor => the appropriate quantization scale
- TensorRT: symmetric quantization with quantization scale calculated using absolute maximum dynamic range values
- Control precision per-layer with new APIs
- Tensor Core kernel (IMMA) for INT8 (supported on Drive AGX Xavier iGPU and Turing GPUs)


	Dynamic Range	Mininum Positive Value
FP32	-3.4×10 <sup>38</sup> ~ +3.4×10 <sup>38</sup>	$1.4 \times 10^{-45}$
FP16	-65504 ~ +65504	5.96 x 10 <sup>-8</sup>
INT8	-128 ~ +127	1



## **Lower Precision - INT8 Calibration**

- Calibration Solutions in TensorRT
  - Run FP32 inference on Calibration
  - Per Layer:
    - Histograms of activations
    - Quantized distributions with different saturation thresholds.
  - Two ways to set saturation thresholds (dynamic ranges) :
    - manually set the dynamic range for each network tensor using setDynamicRange API
      - \* Currently, only symmetric ranges are supported
    - use INT8 calibration to generate per tensor dynamic range using the calibration dataset (*i.e. 'representative' dataset*)
      - \*pick threshold which minimizes KL\_divergence (entropy method)





\* INT8 and FP16 mode, both if the platform supports. TensorRT will choose the most performance optimal kernel to perform inference.

## Plugin for Custom OPs in TensorRT 5


- Custom op/layer: op/layer not supported by TensorRT => need to implement plugin for TensorRT engine
- Plugin Registry
  - stores a pointer to all the registered Plugin Creators / look up a specific Plugin Creator
  - Built-in plugins: RPROI\_TRT, Normalize\_TRT, PriorBox\_TRT, GridAnchor\_TRT, NMS\_TRT, LReLU\_TRT, Reorg\_TRT, Region\_TRT, Clip\_TRT
- Register a plugin by calling REGISTER\_TENSORRT\_PLUGIN (pluginCreator) which statically registers the Plugin Creator to the Plugin Registry


How can we further optimize end-to-end inference pipeline on NVIDIA DRIVE Xavier?

# **NVIDIA DALI**

#### Motivation: CPU BOTTLENECK OF DL TRAINING CPU ops and CPU to GPU ratio

- Operations are performed mainly on CPUs before the input data is ready for inference/training
- Half precision arithmetic, multi-GPU, dense systems are now common (e.g., DGX1V, DGX2)
- Can't easily scale CPU cores (expensive, technically challenging)
- Falling CPU to GPU ratio:
  - DGX1: 40 cores, 8 GPUs, 5 cores/ GPU
  - DGX2: 48 cores 1, 16 GPUs 1, 3 cores/ GPU






Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

### Data Loading Library (DALI)

High Performance Data Processing Library

"Originally on X86\_64"



# Why DALI?

- Running DNN models requires input data pre-processing
- Pre-processing involves
  - Decoding, Resize, Crop, Spatial augmentation, Format conversions (NCHW  $\iff$  NHWC)
- DALI supports
  - the feature to accelerate pre-processing on GPUs
  - o configurable graphs and custom operators
  - multiple input formats (e.g. JPEG, LMDB, RecordIO, TFRecord)
  - serializing a whole graph (portable graph)
- Easily integrates with framework plugins and open source bindings

### Integration: Our Effort on DALI


Extension to aarch64 and Inference engine

Beyond x86\_64

• Extension of targeted platform to "aarch64": Drive AGX Platform

High level TensorRT runtime within DALI

• TensorRTInfer op via a plugin



21


### Dependency

Components	On x86_64	On aarch64
gcc	4.9.2 or later	5.4
Boost	1.66 or later	N/A
Nvidia CUDA	9.0 or later	10.0 or later
protobuf	version 2.0 or later	version 2.0
cmake	3.5 or later	3.5 later
libnvjpeg	Included in cuda toolkit	Included in cuda toolkit
opencv	version 3.4 (recommended) 2.x (unofficial)	version 3.4
TensorRT	5.0 / 5.1	5.0 / 5.1


### How we Integrate TensorRT with DALI?

- DALI supports custom operator in C++
- Custom operator library can be loaded in the runtime
- TensorRT inference is treated as a custom operator
- TensorRT Infer schema
  - serialized engine
  - TensorRT plugins
  - input/output binding names
  - batch size for inference


### Pipeline Example of TensorRT within DALI



### **Use Cases**



#### **Parallel Inference Pipeline**




26 💿 🛛 🕺 🕺 26

# Performance


#### **Object Detection Model on DALI**

- Model Name: SSD (Backbone ResNet18)
- Input Resolution: 3x1024x1024
- Batch: 1
- HW Platform: TensorRT Inference on Xavier (iGPU)
- OS: QNX 7.0
- CUDA: 10.0
- cuDNN: 7.3.0
- TensorRT: 5.1.1
- Preprocessing: jpeg decoding, resizing, normalizing



#### **DALI** Pipeline

#### Performance of DALI + TensorRT on Xavier



TensorRT Speedup per Precision (resnet-18)

Preprocessing Speedup via DALI

## Stay Tuned!

NVIDIA DALI github: <a href="https://github.com/NVIDIA/DALI">https://github.com/NVIDIA/DALI</a>

[PR] Extend DALI for aarch64 platform: <u>https://github.com/NVIDIA/DALI/pull/522</u>

### Acknowledgement

#### Special Thanks to

- NVIDIA DALI Team
  - @Janusz Lisiecki, @Przemek Tredak, @Joaquin Anton Guirao, @Michal Zientkiewicz
- NVIDIA TSE/ADLSA
  - @Muni Anda, @Joohoon Lee, @Naren Sivagnanadasan, @Le An, @Jeff Hetherly, @Yu-Te Cheng
- NVIDIA Developer Marketing
  - @Siddarth Sharma



#### Thank You