

### S9708 - STRONG SCALING HPC APPLICATIONS: BEST PRACTICES WITH A LATTICE QCD CASE STUDY

Kate Clark, Mathias Wagner

# AGENDA

Lattice Quantum Chromodynamics

QUDA

Bandwidth Optimization

Latency Optimization

Multi-node scaling

NVSHMEM

Summary

### QUANTUM CHROMODYNAMICS

The strong force is one of the basic forces of nature (along with gravity, em and weak)


It's what binds together the quarks and gluons in the proton and the neutron (as well as hundreds of other particles seen in accelerator experiments)

Responsible for the particle zoo seen at sub-nuclear scales (mass, decay rate, etc.)

QCD is the theory of the strong force It's a beautiful theory...

$$\langle \Omega \rangle = \frac{1}{Z} \int [dU] e^{-\int d^4 x L(U)} \Omega(U)$$

...but



Fermi National Accelerator Laboratory

## LATTICE QUANTUM CHROMODYNAMICS

Theory is highly non-linear  $\Rightarrow$  cannot solve directly

Must resort to numerical methods to make predictions

#### Lattice QCD

Discretize spacetime  $\Rightarrow$  4-d dimensional lattice of size Lx x Ly x Lz x Lt


Finite spacetime  $\Rightarrow$  periodic boundary conditions

 $PDEs \Rightarrow$  finite difference equations

Consumer of 10-20% of public supercomputer cycles

Traditionally highly optimized on every HPC platform for the past 30 years

Andre Walker-Loud S91010: Accelerating our Understanding of Nuclear Physics and the Early Universe Jiqun Tu S9330: Lattice QCD with Tensor Cores



## **STEPS IN AN LQCD CALCULATION**

1. Generate an ensemble of gluon field configurations "gauge generation"


Produced in sequence, with hundreds needed per ensemble Strong scaling required with 100-1000 TFLOPS sustained for several months 50-90% of the runtime is in the linear solver

O(1) solve per linear system Target 16<sup>4</sup> per GPU

2. "Analyze" the configurations

Can be farmed out, assuming ~10 TFLOPS per job Task parallelism means that clusters reign supreme here 80-99% of the runtime is in the linear solver Many solves per system, e.g., O(10<sup>6</sup>) Target 24<sup>4</sup>-32<sup>4</sup> per GPU  $D_{ij}^{\alpha\beta}(x,y;U)\psi_{j}^{\beta}(y) = \eta_{i}^{\alpha}(x)$ or Ax = b

Simulation Cost ~ a<sup>-6</sup> V<sup>5/4</sup>



Large Hadron Collider


Brookhaven National Laboratory

Davies et al

### NVIDIA POWERS WORLD'S FASTEST SUPERCOMPUTER

Summit Becomes First System To Scale The 100 Petaflops Milestone





27,648 Volta Tensor Core GPUs

### **STRONG SCALING**

Multiple meanings

Same problem size, more nodes, more GPUs

Same problem, next generation GPUs

Multigrid - strong scaling within the same run (not discussed here)

To tame strong scaling we have to understand the limiters Bandwidth limiters Latency limiters





### QUDA

- "QCD on CUDA" http://lattice.github.com/quda (open source, BSD license)
- Effort started at Boston University in 2008, now in wide use as the GPU backend for BQCD, Chroma, CPS, MILC, TIFR, etc.

• Provides:

Various solvers for all major fermionic discretizations, with multi-GPU support Additional performance-critical routines needed for gauge-field generation

- Maximize performance
  - Exploit physical symmetries to minimize memory traffic
  - Mixed-precision methods
  - Autotuning for high performance on all CUDA-capable architectures
  - Domain-decomposed (Schwarz) preconditioners for strong scaling
  - Eigenvector and deflated solvers (Lanczos, EigCG, GMRES-DR)
  - Multi-source solvers
  - Multigrid solvers for optimal convergence
- A research tool for how to reach the exascale

## **QUDA CONTRIBUTORS**

10 years - lots of contributors

Ron Babich (NVIDIA) Simone Bacchio (Cyprus) Michael Baldhauf (Regensburg) Kip Barros (LANL) Rich Brower (Boston University) Nuno Cardoso (NCSA) Kate Clark (NVIDIA)\* Michael Cheng (Boston University) Carleton DeTar (Utah University) Justin Foley (Utah -> NIH) Joel Giedt (Rensselaer Polytechnic Institute) Arjun Gambhir (William and Mary) Steve Gottlieb (Indiana University) Kyriakos Hadjiyiannakou (Cyprus)

Dean Howarth (BU) Bálint Joó (Jlab) Hyung-Jin Kim (BNL -> Samsung) Bartek Kostrzewa (Bonn) Claudio Rebbi (Boston University) Hauke Sandmeyer (Bielefeld) Guochun Shi (NCSA -> Google) Mario Schröck (INFN) Alexei Strelchenko (FNAL) Jigun Tu (Columbia) Alejandro Vaguero (Utah University) Mathias Wagner (NVIDIA)\* Evan Weinberg (NVIDIA)\* \*this work Frank Winter (Jlab)

### LINEAR SOLVERS

QUDA supports a wide range of linear solvers CG, BiCGstab, GCR, Multi-shift solvers, etc.

Condition number inversely proportional to mass Light (realistic) masses are highly singular Naive Krylov solvers suffer from critical slowing down at decreasing mass

Entire solver algorithm must run on GPUs Time-critical kernel is the stencil application Also require BLAS level-1 type operations while  $(|\mathbf{r}_k| \geq \varepsilon)$  {  $\beta_k = (\mathbf{r}_k, \mathbf{r}_k)/(\mathbf{r}_{k-1}, \mathbf{r}_{k-1})$   $\mathbf{p}_{k+1} = \mathbf{r}_k - \beta_k \mathbf{p}_k$   $\mathbf{q}_{k+1} = \mathbf{A} \mathbf{p}_{k+1}$   $\alpha = (\mathbf{r}_k, \mathbf{r}_k)/(\mathbf{p}_{k+1}, \mathbf{q}_{k+1})$   $\mathbf{r}_{k+1} = \mathbf{r}_k - \alpha \mathbf{q}_{k+1}$   $\mathbf{x}_{k+1} = \mathbf{x}_k + \alpha \mathbf{p}_{k+1}$  k = k+1}

### MAPPING THE DIRAC OPERATOR TO CUDA

Finite difference operator in LQCD is known as Dslash Assign a single space-time point to each thread

V = XYZT threads, e.g., V =  $24^4$  =>  $3.3 \times 10^6$  threads

Looping over direction each thread must

Load the neighboring spinor (24 numbers x8)

Load the color matrix connecting the sites (18 numbers x8)

Do the computation


Save the result (24 numbers)

Each thread has (Wilson Dslash) 0.92 naive arithmetic intensity

QUDA reduces memory traffic


Exact SU(3) matrix compression (18 => 12 or 8 real numbers)

Use 16-bit fixed-point representation with mixed-precision solver



### SINGLE GPU PERFORMANCE

#### "Wilson Dslash" stencil




Tesla V100 CUDA 10.1 GCC 7.3

"strong scaling"

# **BANDWIDTH OPTIMIZATION**

# **GENERATIONAL COMPARISON**

F<sub>µv</sub> kernel - batched 3x3 multiplication



### **QUDA'S AUTOTUNER**

QUDA includes an autotuner for ensuring optimal kernel performance virtual C++ class "Tunable" that is derived for each kernel you want to autotune

By default Tunable classes will autotune 1-d CTA size, shared memory size, grid size Derived specializations do 2-d and 3-d CTA tuning

Tuned parameters are stored in a std::map and dumped to disk for later reuse


Built in performance metrics and profiling

User just needs to

State resource requirements: shared memory per thread and/or per CTA, total number of threads Specify a tuneKey which gives each kernel a unique entry and break any degeneracy

## SINGLE GPU PERFORMANCE

#### "Wilson Dslash" stencil



Tesla V100 CUDA 10.1 GCC 7.3

18 壑 nvidia





VOLTA

KEPLER









## **RECOMPILE AND RUN**

### Autotuning provides performance portability



### **MULTI GPU BUILDING BLOCKS**




Halo packing Kernel

**Interior Kernel** 


Halo communication

Halo update Kernel




#### 2-d example


- Checkerboard updating scheme employed, so only half of the sites are updated per application
- Green: source sites
- Purple: sites to be updated
- Orange: site update complete




Step 1




Step 1



Step 1




Step 1




#### Step 2


• An "interior kernel" updates all local sites to the extent possible. Sites along the boundary receive contributions from local neighbors.




- Boundary sites are updated by a series of kernels one per direction.
- A given boundary kernel must wait for its ghost zone to arrive
- Note in higher dimensions corner sites have a race condition - serialization of kernels required



- Boundary sites are updated by a series of kernels one per direction.
- A given boundary kernel must wait for its ghost zone to arrive
- Note in higher dimensions corner sites have a race condition - serialization of kernels required



- Boundary sites are updated by a series of kernels one per direction.
- A given boundary kernel must wait for its ghost zone to arrive
- Note in higher dimensions corner sites have a race condition - serialization of kernels required



- Boundary sites are updated by a series of kernels one per direction.
- A given boundary kernel must wait for its ghost zone to arrive
- Note in higher dimensions corner sites have a race condition - serialization of kernels required



# **BENCHMARKING TESTBED**

**NVIDIA Prometheus Cluster** 

DGX-1V


8x V100 GPUs

Hypercube-Mesh NVLink

4x EDR for inter-node communication

Optimal placement of GPUs and NIC for GDR

CUDA 10.1, GCC 7.3, OpenMPI 3.1



### **METHODOLOGY**

#### Gain insight from multi-GPU single node performance


Simulate strong scaling, with 1x2x2x2 topology on 8 GPUs

Use "Wilson Dslash" stencil GPU0 GPU1 GPU2 GPU3 GPU3 GPU4 GPU5 GPU5 GPU6 GPU7 mlx5_0 mlx5_1 mlx5_3 CPU Affinity GPU0 X NV1 NV1 NV2 NV1 NV2 SYS SYS SYS SYS PIX SYS PHB SYS 0-19,40-59 GPU2 NV1 NV2 X NV2 SYS SYS SYS NV1 SYS PHB SYS 0-19,40-59 SYS PHB SYS 0-19,40-59 SYS 0-19,40-59
GPU1 NV1 X NV2 NV1 SYS NV2 SYS SYS PIX SYS PHB SYS0-19,40-59 GPU2 NV1 NV2 X NV2 SYS SYS NV1 SYS PHB SYS PIX SYS0-19,40-59
GPU2 NV1 NV2 X NV2 SYS SYS NV1 SYS PHB SYS PIX SYS 0–19,40–59
GPU3 NV2 NV1 NV2 X SYS SYS NV1 PHB SYS PIX SYS 0-19,40-59
GPU4 NV2 SYS SYS SYS X NV1 NV2 SYS PIX SYS PHB 20-39,60-79
Then move to multi-node
GPUG SIS SIS NVI SIS NVI NVZ X NVZ SIS PD SIS PIX 20-59,00-79
GPU7 SYS SYS SYS NV1 NV2 NV1 NV2 X SYS PHB SYS PIX 20-39,60-79
mlx5_0 PIX PIX PHB PHB SYS SYS SYS X SYS PHB SYS
mlx5_2 SYS SYS SYS SYS PIX PIX PHB PHB SYS X SYS PHB mlx5_1 PHB PHB PIX PIX SYS SYS SYS SYS PHB SYS X SYS
mlx5_3 SYS SYS SYS SYS PHB PHB PIX PIX SYS PHB SYS X
Legend:
nvidia-smi topo -m x = self
INVIALA-SILL TOPO -III X = Self SYS = Connection traversing PCIe as well as the SMP interconnect between NUMA nodes (e.g., QPI/UPI)
NODE = Connection traversing PCIe as well as the interconnect between PCIe Host Bridges within a NUMA node
PHB = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU)
PXB = Connection traversing multiple PCIe switches (without traversing the PCIe Host Bridge)
PIX = Connection traversing a single PCIe switch
<pre>NV# = Connection traversing a bonded set of # NVLinks</pre>

Binding script with explicit NUMA binding and NIC assignment

https://github.com/lattice/quda/wiki/Multi-GPU-Support#maximizing-gdr-performance

### **LEGACY IMPLEMENTATION (2011)**




# SINGLE NODE PERFORMANCE

### Host Staging


#### Host-Device transfers and MPI exchange dominate the execution

#### 24<sup>4</sup> half precision timeline



### SINGLE NODE PERFORMANCE

Host Staging



DGX-1V, 1x2x2x2 partitioning



### **ENABLING NVLINK COMMUNICATION**

Three possible ways to utilize NVLink inter-GPU connections

- 1.) Use CUDA-aware MPI
  - Easiest
  - Can just work out of the box
- 2.) Copy Engines
  - Bandwidth
- 3.) Direct reading / writing from kernels
  - Least latency since a single kernel can write to multiple GPUs

#### SINGLE NODE PERFORMANCE Copy Engines

Communication is completely hidden when using NVLink at larger volumes

6078.875 ms	6078.9 ms	6078.925 ms	6078.95	ms	60 <mark>223.125</mark>	μs	6079 ms	6079.025 ms	6079.05 ms	6079.075 ms
	CudaL	cuda		•	Y.			cudaL	cuStr	
Memcpy F		PtoP Memcpy PtoP [a Memcpy PtoP [	I							


Packing kernel

**Interior kernel** 

Halo t Halo z Halo y

### SINGLE NODE PERFORMANCE

#### **Copy Engines**



DGX-1V, 1x2x2x2 partitioning

## LATENCY OPTIMIZATION

### **STRONG SCALING**

Multiple meanings


Same problem size, more nodes, more GPUs Same problem, next generation GPUs Multigrid - strong scaling within the same run (not discussed here)

To tame strong scaling we have to understand the limiters Bandwidth limiters Latency limiters

Look at scaling of a half precision Dslash with 16<sup>4</sup> local volume on one DGX-1

## WHAT IS LIMITING STRONG SCALING


#### classical host staging



DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partitioning

### **API OVERHEADS**


#### CPU overheads and synchronization are expensive



DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partitioning

### **P2P TRANSFERS**


#### use NVLink, only 1 copy instead of D2H + H2D pair, higher bandwidth



43 🐼 NVIDIA.

### **FUSING KERNELS**


#### halo kernels do not saturate GPU



44 💿 nvidia.

### **REMOTE WRITE**

#### Packing kernel writes to remote GPU using CUDA IPC



DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partitioning

### **MERGING KERNELS**

#### Packing and interior merged with remote write (ok for intranode)


💺 *p2p0_pol0.0.nvvp	<pre>\$ *p2p1_pol0.0.nvvp</pre>	p 🔰 🐛 *p2p1_pol1.0.nvvp	p 🕵 *p2p2_pol15.0.nv	vvp 😫 🐛 *shmem.0-	0–1.nvvp 👘 💺 *shmemfus	se.0.nvvp 👘 🐛 *p2p2_po	ol1.0.nvvp			- 0
	770.51 ms	8770.52 ms	8770.53 ms	8770.54 ms	8770.55 ms	87 <mark>73.744 μs</mark>	8770.57 ms	8770.58 ms	8770.59 ms	8770.6 ms
Process "dslash_testd	sla		rior leoro o	L		73 µs				
Thread 2362433024	Pack	king + Intei	rior kerne	L FI	used Halo	75 µs				
Runtime API		cudaLaunchK			cudaLaunchKernel			cudaLaunch	nK	
L Driver API										
Profiling Overhead			Sync			Syn	C			
📃 [0] Tesla V100-SXM2-16	GB		- ,							
Context 1 (CUDA)										
– 🍸 MemCpy (HtoD)										
🕨 🍸 MemCpy (DtoH)										
└ 🍸 MemCpy (DtoD)										
– 🍸 MemCpy (PtoP)										
🛨 Compute		void	d quda::wilsonGPU <short, i<="" td=""><td>int=4, int=3, int=1,</td><td>bo</td><td></td><td></td><td>void quda::wils</td><td></td><td>void quda:</td></short,>	int=4, int=3, int=1,	bo			void quda::wils		void quda:
🖃 Streams						1				
Default			used Pack	ling /inte	erior kerne	21		<b>Fused Hald</b>	)	
└ Stream 24				•						
🗕 Stream 26										
L Stream 28										
- Stream 29		void	d quda::wilsonGPU <short, i<="" td=""><td>int=4, int=3, int=1,</td><td>bo</td><td></td><td></td><td>void quda::wils</td><td></td><td>void quda:</td></short,>	int=4, int=3, int=1,	bo			void quda::wils		void quda:
4										

DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partitioning


### LATENCY OPTIMIZATIONS

#### Different strategies implemented

DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partitioning



still CPU synchronization and API overheads




### **POLICY AUTOTUNING**


#### extended the autotuner to go beyond kernel tuning

What policy to use?

(CE vs remote write)  $\otimes$  (Zero copy vs GDR vs staging)  $\otimes$  kernel fusion



Dslash scaling, DGX-1V




### **CUDA AWARE MPI**

#### Hit or miss for strong scaling

preferred over manual host staging can use CUDA IPC for intra-node heuristics for transfer protocol


performance is implementation dependent

Great for inter-node use GPUDirect RDMA used in QUDA



### **MULTI-NODE SCALING**


#### autotuner will pick detailed policy



Host staging

### **MULTI-NODE SCALING**

#### autotuner will pick detailed policy




Host staging

Intranode with CUDA IPC

### **MULTI-NODE SCALING**

#### autotuner will pick detailed policy



Host staging

Intranode with CUDA IPC

CUDA IPC + GPU Direct RDMA

# NVSHMEM

### NVSHMEM

#### **GPU** centric communication

Implementation of OpenSHMEM, a Partitioned Global Address Space (PGAS) library

Defines API to (symmetrically) allocate memory that is remotely accessible

Defines API to access remote data

**One-sided: e.g.** shmem\_putmem, shmem\_getmem

Collectives: e.g. shmem\_broadcast

NVSHMEM features

Symmetric memory allocations in device memory

Communication API calls on CPU (standard and stream-ordered)

Allows kernel-side communication (API and LD/ST) between GPUs Interoperable with MPI

52 📀 nvidia

### **NVSHMEM STATUS**

Research vehicle for designing and evaluating GPU-centric workloads Early access (EA2) available - please reach out to <u>nvshmem@nvidia.com</u> Main Features

> NVLink and PCIe support InfiniBand support (new) X86 and Power9 (new) support Interoperability with MPI and OpenSHMEM (new) libraries

Limitation: current version requires device linking (see also S9677)

#### DSLASH NVSHMEM IMPLEMENTATION First exploration

Keep general structure of packing, interior and exterior Dslash

Use nvshmem\_ptr for intra-node remote writes (fine-grained) Packing buffer is located on remote device Use nvshmem\_putmem\_nbi to write to remote GPU over IB (1 RDMA transfer)

Need to make sure writes are visible: nvshmem\_barrier\_all\_on\_stream
or barrier kernel that only waits for writes from neighbors

**Disclaimer:** Results from an first implementation in QUDA with a pre-release version of NVSHMEM

#### **NVSHMEM DSLASH**

🐛 *p2p0_pol0.0.nvvp 👘 🐧	*p2p1_pol0.0.nvvp 👘 🐧 *	o2p1_pol1.0.nvvp 👘 🐛 *p2	p2_pol15.0.nvvp	💺 *shmem.0–1.nvvp 🛙	💺 *shmemfuse.0.nvvp				
	5298.36 ms	5298.37 ms	5298.38 ms	5298.39 ms	61.399 µs 5298.4 ms	5298.41 ms	5298.42 ms	5298.43 ms	529
🖻 Process "dslash_testdsla									
🖃 Thread 1095468800					61 µs				
Driver API					•				
🖃 Thread 1804495680									
Runtime API	cudaLaunchKe		cudaLaunchKernel	cudaLaunchKe	cudaLaunchK	cudaLaunchKe	cuo	aLaunchKernel	cudaLa
- Driver API									
Profiling Overhead									
📃 [0] Tesla V100-SXM2-16GB									
Context 1 (CUDA)									
– 🍸 MemCpy (HtoD)									
🗏 🍸 MemCpy (DtoH)							-		
– 🍸 MemCpy (DtoD)		Packing ke	ernel		Barri	er kernel	<b>Fused Halo</b>		
– 🍸 MemCpy (PtoP)		r acting the							
E Compute	. void quda::wilson			QudaPCType_s=4, bool=1 nt=3, int=1, bool=0, b	l, quda: quda::syncr	neighborhood_kernel(quda::ba	. void quda::wilson	void quda::packSl void quda	hmemKernel <b ∷wilsonGPU<s< td=""></s<></b 
Streams		Interi	or kerne						
L Default		interi	of kerne	t i					
🕒 Stream 21		void quda::packShmemK	ernel <bool=0, int="0,&lt;/td"><td>QudaPCType_s=4, bool=1</td><td>l, quda: quda::syncr</td><td>neighborhood_kernel(quda::ba</td><td></td><td>void quda::packS</td><td>hmemKernel<b< td=""></b<></td></bool=0,>	QudaPCType_s=4, bool=1	l, quda: quda::syncr	neighborhood_kernel(quda::ba		void quda::packS	hmemKernel <b< td=""></b<>
L Stream 24									
L Stream 26									
L Stream 28									
∟ Stream 29	void guda::wilson	void quda::wilso	nGPU <short, in<="" int="4," td=""><td>t=3, int=1, bool=0, b</td><td></td><td></td><td>void quda::wilson</td><td>void quda</td><td>wilsonGPU<s< td=""></s<></td></short,>	t=3, int=1, bool=0, b			void quda::wilson	void quda	wilsonGPU <s< td=""></s<>
L Stream 30									

DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partioning

### **FUSING KERNELS**

#### less Kernel launches


p2p0_pol0.0.nvvp 🛛 🐧 *	p2p1_pol0.0.nvvp 🔰 💺 *p2p1_pol1.0.r	vvp 🛛 🕻 *p2p2_pol15.0.nvvp 🛛 🐧 *shm	nem.0–1.nvvp 🚺 *shmemfuse.	0.nvvp 없			-
	5507.37 ms	5507.38 ms 5507.39 ms	5507.4 ms	56.267 µs 507.41 ms	5507.42 ms	5507.43 ms	5507.4
rocess "dslash_testdsla				56 µs			
Thread 3843062592				50 µ3			
Runtime API	JdaLaunchKer	cudaLaunchKernel cudaLaunch	Ker cudaLaunchKe	. Cuc	laLaunchKernel		cudaLaunchKer
L Driver API							
Thread 2932569856							
L Driver API							
<ul> <li>Profiling Overhead</li> </ul>							
0] Tesla V100–SXM2–16GB							
Context 1 (CUDA)							
– 🍸 MemCpy (HtoD)							
🗏 🍸 MemCpy (DtoH)							
🗆 🍸 MemCpy (DtoD)		Packing + barr	ier kernel		- F	used Halo	
🗏 🍸 MemCpy (PtoP)							
	<pre>&gt;&gt;(sh void quda::wilsonGPU&lt;. =3, Q</pre>		, int=0, QudaPCType_s=4, bool=1 =4, int=3, int=1, bool=0, bool=0,			void quda::wilsonGPU<	void quda::pac void qud
😑 Streams		Interior ke	arnel				
Default			ernet				
🗕 Stream 21	>>(sh	void quda::packShmemKernel <bool=0< td=""><td>, int=0, QudaPCType_s=4, bool=1</td><td>, quda::PackArg<short, int="3," int<="" td=""><td>=4, bool=0&gt;&gt;(short)</td><td></td><td>void quda::pac</td></short,></td></bool=0<>	, int=0, QudaPCType_s=4, bool=1	, quda::PackArg <short, int="3," int<="" td=""><td>=4, bool=0&gt;&gt;(short)</td><td></td><td>void quda::pac</td></short,>	=4, bool=0>>(short)		void quda::pac
🗆 Stream 24							
└ Stream 26							
L Stream 28							
🗕 Stream 29	:=3, Q void quda::wilsonGPU<.	void quda::wilsonGPU <short, int<="" td=""><td>=4, int=3, int=1, bool=0, bool=0,</td><td>quda::KernelType, quda::WilsonA</td><td>.rg<short, int="3," qu<="" td=""><td>void quda::wilsonGPU&lt;</td><td>void qud</td></short,></td></short,>	=4, int=3, int=1, bool=0, bool=0,	quda::KernelType, quda::WilsonA	.rg <short, int="3," qu<="" td=""><td>void quda::wilsonGPU&lt;</td><td>void qud</td></short,>	void quda::wilsonGPU<	void qud
🗆 Stream 30							

DGX-1,16<sup>4</sup> local volume, half precision, 1x2x2x2 partioning

### LATENCY OPTIMIZATIONS

#### Different strategies implemented

- a) baseline
- b) use P2P copies
- c) fuse halo kernels
- d) use remote write to neighbor GPU
- e) fuse packing and interior
- f) Shmem
- g) Shmem fused packing+barrier



### **NVSHMEM OUTLOOK**

#### intra-kernel synchronization and communication

p2p0_pol0.0.nvvp 👘 🕵	*p2p1_pol0.0.nvvp	💺 *p2p1_pol1.0.nvvp	🍬 *p2p2_pol15.0	0.nvvp 👘 🐛 *shmem.0–1.nvvp	💺 *shmemfuse.0.	nvvp 🖾			
	550	7.37 ms 5	507.38 ms	5507.39 ms	5507.4 ms	56.267 µs 507.41 ms	5507.42 ms	5507.43 ms	5507.4
rocess "dslash_testdsla									
Thread 3843062592									
Runtime API	udaLaunchKer		aLaunchKernel		cudaLaunchKe		udaLaunchKernel		cudaLaunchKer
L Driver API									
Thread 2932569856									
Driver API									
<ul> <li>Profiling Overhead</li> </ul>									
0] ⊤esla V100-SXM2-16GB									
Context 1 (CUDA)									
🗏 🍸 MemCpy (HtoD)									
🗏 🍸 MemCpy (DtoH)									
🗆 🍸 MemCpy (DtoD)									
🗏 🍸 MemCpy (PtoP)									
E Compute	>>(sh vo :=3, Q	oid quda::wilsonGPU<		nel to rule th					void quda::pac void qud
📃 Streams			Commun	ication is han	dled in th	e kernel and	latencies a	re hidden	
Default									
└ Stream 21	>>(sh								void quda::pac
L Stream 24									
∟ Stream 26									
L Stream 28									
∟ Stream 29	:=3, Q vo	oid quda::wilsonGPU<	void quda::wil	sonGPU <short, int="3," int<="" td=""><td>=1, bool=0, bool=0, q</td><td>uda::KernelType, quda::Wilso</td><td>nArg<short, int="3," qu<="" td=""><td>void quda::wilsonGPU&lt;</td><td>void qud</td></short,></td></short,>	=1, bool=0, bool=0, q	uda::KernelType, quda::Wilso	nArg <short, int="3," qu<="" td=""><td>void quda::wilsonGPU&lt;</td><td>void qud</td></short,>	void quda::wilsonGPU<	void qud
L Stream 30									

# SUMMARY

### STRONG SCALING LATTICE QCD

Optimize for latency and bandwidth

Autotuning ensures optimal kernel performance and policy selection Overlap communication and compute for optimal bandwidth

API overheads and CPU/GPU synchronization are costly prevent overlapping communication and compute reduce kernel launches and API synchronization calls (fused kernels)

GPU centric communication with NVSHMEM takes CPU limitations out GPU Direct RDMA techniques for writing data directly to the network



