

The Rocky Road To Tasking

March 21, 2019 | Ivo Kabadshow, Laura Morgenstern | Jülich Supercomputing Centre



Member of the Helmholtz Association





















Requirements for MD

- Strong scalability
- Performance portability



Our Motivation

Solving Coulomb problem for Molecular Dynamics

Task: Compute all pairwise interactions of *N* particles

N-body problem: $\mathcal{O}(N^2) \rightarrow \mathcal{O}(N)$ with FMM

Why is that an issue?

- MD targets < 1ms runtime per time step
- MD runs millions or billions of time steps
- not compute-bound, but synchronization bound
- no libraries (like BLAS) to do the heavy lifting

We might have to look under the hood ... and get our hands dirty.



Parallelization Potential



Parallelization Potential



Coarse-Grained Parallelization

Coarse-Grained Parallelization

- Different amount of available loop-level parallelism within each phase
- Some phases contain sub-dependencies
- Synchronizations might be problematic

Multipole to multipole (M2M), shifting multipoles upwards

Multipole to multipole (M2M), shifting multipoles upwards

Multipole to local (M2L), translate remote multipoles into local taylor moments

Multipole to local (M2L), translate remote multipoles into local taylor moments

Local to local (L2L), shifting Taylor moments downwards

Local to local (L2L), shifting Taylor moments downwards

- Tasks can be prioritized by task type
- Only ready-to-execute tasks are stored in queue
- Workstealing from other threads is possible

Tasking Without Workstealing

103 680 Particles on 2×Intel Xeon E5-2680 v3 (2×12 cores)

Tasking With Workstealing

103 680 Particles on 2×Intel Xeon E5-2680 v3 (2×12 cores)

The Rocky Road To Tasking

March 21, 2019 | Ivo Kabadshow, Laura Morgenstern | Jülich Supercomputing Centre

Member of the Helmholtz Association

Goal

- Provide same features as CPU tasking:
 - Static and dynamic load balancing
 - Priority queues
 - Ready-to-execute tasks

Uniform Programming Model for CPUs and GPUs

Uniform Programming Model for CPUs and GPUs

FPU

FPU

Uniform Programming Model for CPUs and GPUs

EPIL EPIL EPIL EPIL

Uniform Programming Model for CPUs and GPUs

run on

Memory L3 Cache Core Core Core Core Core Core L2 Cache L2 Cache L2 Cache L2 Cache L2 Cache L2 Cache L1 Cache L1 Cache L1 Cache L1 Cache L1 Cache L1 Cache EPI FPU EPU EPH EPH EPH EPH EPH EPI EPH EPH EDI EDH CDU EDI

CPU

GPU

Global Memory																			
Streaming Multiprocessor																			
Shared Memory					Shared Memory					Shared Memory					Shared Memory				
FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU	
FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU	
FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU	
FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU		FPU	FPU	FPU	FPU	

Many Persistent Thread Blocks

run on

EPU

Uniform Programming Model for CPUs and GPUs

Streaming

Shared Memory

199

Pitfalls

Performance Portability

Diverse GPU programming approaches:

- OpenCL
- CUDA
- SYCL

Our requirements:

- Strong subset of C++11
- Portability between GPU vendors
- Tasking features
- Maturity

(Intermediate) Solution

Use CUDA for reasons of performance, specific tasking features and maturity. Take the loss of not being portable out of the box.

Pitfalls

Performance Portability

For performance portability we consider diverse GPU programming approaches:

- OpenCL
- CUDA
- SYCL

Unsatisfying (Intermediate) Solution

Use CUDA for reasons of performance and specific features. Take the loss of not being portable out of the box.

Architectural Differences

Pitfalls for Load Balancing

- No thread pinning
- No cache coherency

Pitfalls for Mutual Exclusion

- Weak memory consistency
- Missing forward progress guarantees

Load Balancing

- No possibility to pin threads to streaming multiprocessors
- No direct access to shared memory of other streaming multiprocessors
- Work stealing requires multi-producer multi-consumer queues \rightarrow Mechanism for mutual exclusion?

Mutual Exclusion

- Weak memory consistency
- Warp-synchronous deadlocks due to lock step
- How to prove thread safety?

Pitfalls

```
Mutex Implementation
class Mutex
{
    __inline___device__ void lock()
    {
        while (atomicCAS(\&mutex, 0, 1) != 0)
        ____threadfence();
    };
    ___inline____device___void unlock()
    {
        threadfence();
        atomicExch(&mutex, 0);
    };
    int mutex = 0;
```

```
JÜLICH
Forschungszentrum
```

};

Very First Evaluation

Conditions

- Tasking with global queue only
- Measurements without work load to determine enqueue and dequeue overhead
- Measurements on P100 with 56 thread blocks with 1024 threads each
- Measurements on V100 with 80 thread blocks with 1024 threads each

First Evaluation

Tasking Overhead on P100 and V100

Conclusion

- Fine-grained task parallelism pays off on CPUs
- Developed mapping between CPU and GPU concepts
- (Partly) overcome pitfalls:
 - Lock-based mutual exclusion
 - Reusability of CPU tasking code
 - Architectural differences between CPU and GPU
- Successfully transferred parts of CPU tasking to GPUs

Next Steps

- Analyze and solve performance issues in dependency resolution
- Use memory pool for dynamic allocations
- Implement hierarchical queues
- Transfer priority queue to GPU
- Exploit data-parallelism through warps
- Consider the use of lock-free data structures
- Implement FMM based on GPU tasking

Thank You to Our Sponsor!

NVIDIA Tesla V100 and NVIDIA Tesla P100 where provided by

The Rocky Road To Tasking

March 21, 2019 | Ivo Kabadshow, Laura Morgenstern | Jülich Supercomputing Centre

Member of the Helmholtz Association