

# SYNCHRONIZATION IS BAD, BUT IF YOU MUST... (S9329)

Olivier Giroux, Distinguished Architect, ISO C++ Chair of Concurrency & Parallelism.



#### WHAT THIS TALK IS ABOUT:

## cudaDeviceSynchronize()

syncthreads()

\_\_shfl\_sync()

#### Using atomics to do blocking synchronization.

#### **PSA: DON'T RUN SERIAL CODE IN THREADS**



#### **PSA: RARE CONTENTION IS FINE**



## UNCONTENDED EXCHANGE LOCK



#### Awesome.

🏂 Thanks for attending my talk. 🏂



### SIMT ATOMIC CONCERN SCALE :



#### SIMT FAMILY HISTORY



# APPLICABILITY

### SYNCHRONIZATION DECISION CHECKLIST

#### CONs:

- 1. Serialization is bad.
- 2. Critical path / Amdahl's law.

- PROs
- 1. Algorithmic gains.
- 2. Latency hiding.

3. Latency is high.

3. Throughput is high

## TL;DR: Sometimes, it's a win.

#### **APP #1: GPU-RESIDENT METHODS**

Keep local state in registers & shared memory, with synchronization.



See Greg Diamos' GTC 2016 talk for more.

## **APP #2: LOCK-FREE IS NOT ALWAYS FASTER**

```
// *continue* to suspend atomic<> disbelief for now
```

```
_host___device__ bool lock_free_writer_version(atomic<int>& a, atomic<int>& b) {
    int expected = -1;
    if(a.compare_exchange_strong(expected, 1, memory_order_relaxed))
        b.store(1, memory_order_relaxed);
    return expected == -1;
}
```



```
// This version is a ~60% speedup at GPU application level, despite progress hazards.
__host____device___bool starvation_free_writer_version(atomic<int>& a, atomic<int>& b) {
    int expected_a = -1,
        expected_b = -1;
    bool success_a = a.compare_exchange_strong(expected_a, 1, memory_order_relaxed),
        success_b = b.compare_exchange_strong(expected_b, 1, memory_order_relaxed);
    if(success_a) // Note: we almost always succeed at both.
    while(!success_b) // <-- This loop makes this a deadlock-free algorithm.
    success_b = b.compare_exchange_strong(expected_b = -1, 1, memory_order_relaxed);
    else if(success_b)
        b.store(-1, memory_order_relaxed);
    return expected_a == -1;
```

Overlapped

```
Rarely-taken loop changes this algorithm to a different category.
```

### **APP #3: CONCURRENT DATA STRUCTURES**

Even if <u>mutexes</u> hide in every node, GPUs can build tree structures fast.

For more, see my CppCon 2018 talk on YouTube, and 'Parallel Forall' blog post.



# PRE-REQUISITES



#### PR #2: MEMORY CONSISTENCY

Classic CUDA C++.

Our ASPLOS 2019 paper: <u>https://github.com/NVlabs/ptxmemorymodel</u>.

### PR #3: TRUE SHARING

- Concurrent data sharing between CPU and GPU is a new possibility.
- Real usefulness has some more conditions.

Platform / allocator	Load/store sharing Atomic (low cont'n)	Atomic (high cont'n)
<u>Any</u> : ARM/Windows/Mac/Unmanaged		
x86 Linux (CPU/GPU) Managed		
x86 Linux (GPU/GPU) Managed		
POWER Linux (all pairs) Managed		

# PRELIMINARIES

### CONTENTION IS THE ISSUE, DIFFERENTLY.



\_\_host\_\_ \_\_device\_\_ void test(int my\_thread, int total\_threads, int final\_val for(int old ; my\_thread < final\_value; start += total\_threads) while(!a.compare\_exchange\_weak(old = my\_thread, my\_thread + 1, memory\_order\_relaxed))

#### **CONTENDING PROCESSORS ARE CRUSHED...**



#### ... UNLESS THE PROCESSORS ARE NVLINK'ED.



#### ALL OF THE FOLLOWING SLIDES ARE NVLINK'ED.

And not log scale, because it's legible in linear scale now. Thanks.



# **CONTENDED MUTEXES**

#### CONTENDED MUTEXES AS AN EXERCISE TO THINK ABOUT THROUGHPUT AND FAIRNESS

## **CONTENDED EXCHANGE LOCK**

#### struct mutex {

```
__host___device__void lock() {
while(1 == l.exchange(1, memory_order_acquire))
;
}
```

```
__host___device__void unlock() {
    I.store(0, memory_order_release);
}
```

```
atomic<int> I = ATOMIC_VAR_INIT(0);
};
```



#### Not awesome.

🏂 Stay. Keep attending my talk. 🏂

#### **CONTENDED EXCHANGE LOCK**



### **BACKOFF : LESS PRESSURE VIA FORECASTING**

• K bounds forecast relative error (orange line):

- Latency<sub>response</sub> > K<sub>delay</sub> \* Latency<sub>impulse</sub>
   Pick arbitrary K<sub>delay</sub>; say 1.5 for 50% error.
   Some benefit to stochastic choice, avoid coupling.
- **Ceiling** trades bandwidth & maximum error: tpolling / (latloaded + latbackoff) > BWpolling
  - Pick arbitrary BW<sub>polling</sub>; say 0.5 \* Bw<sub>contended</sub>
- Floor protects the fast corner (green box): Latency<sub>response</sub> > Latency<sub>floor</sub>
  - Minimum CPU sleep (Linux) is ~= 50000ns.
  - Minimum sleep on V100 is ~= 0ns.



### **CONTENDED EXCHANGE LOCK + BACKOFF**



# FAST LOCKS, SLOW APPLICATIONS

- Fast because: lock *disproportionally* granted to some threads.
- Slow because: top-level performance *often* depends on fairness.



Single-thread rate is a strong attractor.

#### **RECALL : FORWARD-PROGRESS**



### WHEN IS DEADLOCK-FREE SUITABLE?

Enumerated list:

- 1. Very low contention.
- 2. Top-level algorithms resilient to tail effects.

Luckily, this is still pretty common!

#### TICKET LOCK + PROPORTIONAL BACKOFF

```
struct alignas(128) ticket mutex {
  host device void lock() {
  auto const my = in.fetch add(1, memory order acquire);
  while(1) {
   auto const now = out.load(memory order acquire);
   if(now == my)
   break;
   auto const delta = my - now;
   auto const delay = (delta << 8); // * 256
#ifdef CUDA ARCH
     nanosleep(delay);
#else
   if(delay > (1<<15)) // 32us
    std::this thread::sleep for(std::chrono::nanoseconds(delay));
    std::this thread::yield();
#endif
   host device void unlock() {
  out.fetch add(1, memory order release);
 atomic<unsigned> in = ATOMIC VAR INIT(0);
 atomic<unsigned>out = ATOMIC VAR INIT(0);
```



Don't need either K or ceiling here, delta is an accurate forecast! 😳

#### TICKET LOCK + PROPORTIONAL BACKOFF



#### **AGAIN: FORWARD-PROGRESS**



#### WHEN IS STARVATION-FREE SUITABLE?

This is your default, when deadlock-free is unsuitable.

## WHAT ELSE IS THERE FOR MUTEXES?

Wish we could use **queue locks** (e.g. MCS) but we can't. These use O(P) storage ( and local stack pointers (MCS).

# BARRIERS

#### **BARRIERS** AS A TYPICALLY-GPU THING AND ALSO TO THINK ABOUT LATENCY

#### **CENTRAL BARRIER + PROPORTIONAL BACKOFF**

#### \_host\_\_ \_\_device\_\_ void arrive\_and\_wait() {

```
auto const expected = expected;
 auto const old = phase arrived.fetch add(1, memory order acq rel);
 auto current = old + 1;
 if((old & phase bit) != (current & phase bit)) {
  phase arrived.fetch add(phase bit - expected);
 while(1) {
   current = phase arrived.load(memory order acquire);
   if((old & phase bit) != (current & phase bit))
    break:
   auto const delta = phase bit - (current & ~phase bit);
   auto const delay = (delta << 8); // * 256
#ifdef CUDA ARCH
    nanosleep(delay);
#else
   if(delay > (1<<15)) // 32us
    std::this thread::sleep for(std::chrono::nanoseconds(delay));
    std::this thread::yield();
#endif
```

uint32\_t const expected = 0; atomic<uint32\_t> phase\_arrived = ATOMIC\_VAR\_INIT(0);



#### **CENTRAL BARRIER + PROPORTIONAL BACKOFF**

- Centralized barrier is bad for the CPU.
  - Coherence protocols strongly prefer fancy barrier algorithms: *tree, tournament, dissemination...*
  - Because: BW<sub>contended</sub> = 1/Lat<sub>NUMA</sub>.
- GPU just hangs-on for a while longer.
  - But: fancy algorithms introduce highlatency, levels of indirection.
  - Each indirection needs 1:100x .. 1:1000x improvement in BW to justify itself.



### EASY AND EFFECTIVE GPU TREE BARRIER

- 2<sup>nd</sup> level of hierarchy is ~free, in blocks.
- Up to 1:1024 bandwidth reduction!

```
__host___device__ void arrive_and_wait() {
#ifdef __CUDA_ARCH___
auto const c = __syncthreads_count(1);
if(threadIdx.x == 0)
    __arrive_and_wait(c);
    __syncthreads();
#else
    __arrive_and_wait();
#endif // __CUDA_ARCH__
}
```

```
__host__ __device__ void __arrive_and_wait(int c = 1) {
```

auto const \_expected = expected; auto const old = phase\_arrived.fetch\_add(c, memory\_order\_acq\_rel); auto current = old + c;

//...



# "Remember, if you actually need a GPU barrier, then you should use cooperative groups instead."

https://devblogs.nvidia.com/cooperative-groups/

- My inner CUDA engineer voice.

#### WHAT ABOUT CPU-GPU BARRIERS, THOUGH?

• As you can see, a new barrier algorithm is necessary.

• Perhaps partitioned strategies, by processor type?

Seriously, I'm asking. Somebody should try it! 😴

• I don't know what it would be for, though. So no rush.

### WHAT ELSE IS THERE FOR BARRIERS?

For multi-GPU systems:

- You can replicate arrivals to trade atomics vs. polling.
- Not done by CG but it has been done at NVIDIA.

#### For a DGX-2 (2.6 million threads):

- You *might* benefit from 3<sup>rd</sup> level of barrier, barely.
- I don't think it's been done at NVIDIA yet.

# IN SHORT

#### **USE CASES**



## **PRE-REQS**

#### $\rightarrow$ Compute\_7x.

Critical sections eventually complete.

## **KEEP IN MIND**

- Contention bandwidth is a major issue for synchronization.
   See: atomic story.
- If you use back-offs, keep an eye on fairness.
   See: mutex story.
- If you use indirection, the GPU needs a 100..1000x saving.
   See: barrier story.

#### CUDA::STD::ATOMIC<T> IS COMING SOON

Should come to the CUDA C++ toolkit this year, in 2019.

A preview is here: <u>https://github.com/ogiroux/freestanding</u>.

My CppCon 2018 talk has more, stream it on YouTube.

#### EXTREME SHARED-MEMORY CONCURRENCY

Concurrency at this scale has never been easier.

If you have IBM + V100 systems, try new algorithms!

We want to see what you'll do with them.

