

## **CUDA NEW FEATURES AND BEYOND**

Stephen Jones, GTC 2019

## A QUICK LOOK BACK

This Time Last Year...



3x3 convolution input 5x5 convolution ReLU concat max pool ReLU ReLU ReLU

DGX-2 + Unified Memory

Asynchronous Task Graphs

S9241 - All You Need To Know About Programming NVIDIA's DGX-2, Wednesday March 20, 1-2PM

## ACCELERATED COMPUTING IS FULL-STACK OPTIMIZATION

2X More Performance With Software Optimizations Alone

**HPC** Applications Speedup



HPC Apps: AMBER, Chroma, GROMACS, GTC, LAMMPS, MILC, NAMD, QE, RTM, SPECFEM3D, VASP

## **TESLA UNIVERSAL ACCELERATION PLATFORM**

### Single Platform To Drive Utilization and Productivity











### **NEW TURING GPU** GREATEST LEAP SINCE 2006 CUDA GPU



### TESLA T4 WORLD'S MOST ADVANCED SCALE-OUT GPU

320 Turing Tensor Cores 2,560 CUDA Cores 65 FP16 TFLOPS | 130 INT8 TOPS | 260 INT4 TOPS 16GB | 320GB/s 70 W

Deep Learning Training & Inference HPC Workloads Video Transcode Remote Graphics



## TURING SM

	TU102
INT32	64
FP32	64
Tensor Cores	8
RT Core	1
Register File	256 KB
L1 and shmem	96 KB
Max threads	1024
Compute Capability	75*

## \*Volta (cc70) code runs on Turing without JIT or recompile!



### RT CORE POTENTIAL FOR ACCELERATION OF NUMERICAL ALGORITHMS

#### **Geometry-Heavy Compute Applications**

#### **Unstructured Algorithms**





R-Trees, Decision Trees Credit: Wikimedia



Nearest Neighbor Search Credit: Fortmann-Roe



Radiaton Transport Credit: Greg Stewart / SLAC

## LOCATING NEIGHBORS WITHIN A RANGE

### Intersect Rays With Bounding Box Around Points Of Interest

#### For any arbitrary set of points

For a point P, find neighbors within a shape enclosed in a Bounding Box

#### Ray-based solution

- 1. Attach a box of width R to each point
- 2. Shoot one ray from P in arbitrary direction,  $t_max = 2^{R}$
- 3. Neighbors boxes will have either entry/exit intersection but never both.
- 4. Refine result points to any shape within the box in SM.



### **RAY TRACED NEAREST NEIGHBOUR SEARCH**

Using RT-Cores Through OptiX RTX



Series1 Series2

### **NEW TURING TENSOR CORE**

MULTI-PRECISION FOR AI INFERENCE & SCALE-OUT TRAINING 65 TFLOPS FP16 | 130 TeraOPS INT8 | 260 TeraOPS INT4









## TURING TENSOR CORE

### New 8-Bit & Sub-Byte Warp Matrix Functions In CUDA

#### 8-bit integer WMMA operations

- Turing (sm\_75) only
- Signed & unsigned 8-bit input
- 32-bit integer accumulator
- Match input/output dimensions with half
- 2048 ops per cycle, per SM



### **EXPERIMENTAL WARP MATRIX FUNCTIONS** Turing Enables Experimental Sub-Byte Tensor Core Operations

#### **Experimental Sub-Byte Operations**

4-bit signed & unsigned input

1-bit input with custom matrix operations

32-bit accumulator output

Access via special namespace *nvcuda::wmma::experimental* 

```
namespace experimental {
    namespace precision {
        struct u4; // 4-bit unsigned
        struct s4; // 4-bit signed
        struct b1; // 1-bit
    }
    enum bmmaBitOp { bmmaBitOpXOR = 1 };
    enum bmmaAccumulateOp { bmmaAccumulateOpPOPC = 1 };
}
```

### Enables researchers to experiment with ultra low precision

### **BINARY TENSOR CORES**

Example: Binarized Neural Networks



#### Concept

- Train neural networks on lower-precision data: faster compute, lower memory size
- Reduce data to positive / negative sign value can fit in single bit (1 = +ve, 0 = -ve)
- 1-bit weight & activation calculations based only on sign of data

### **BINARY TENSOR CORE OPERATION**



## NEW TURING WARP MATRIX FUNCTIONS

	Input Precision	Output	Supported Sizes	Max Ops/Clock/SM
/pes	half *	half or float	16 x 16 x 16	1024
Native Ty	char	intogor (int??)	32 x 8 x 16	2048
	unsigned char	integer (intsz)	8 x 32 x 16	
Experimental	precision::u4 (4-bit unsigned)		8 x 8 x 32	4096
	precision::s4 (4-bit signed)	integer (int32)		
	precision::b1 (1-bit)		8 x 8 x 128	16384

\* Also available on Volta sm\_70. Note: WMMA requires recompilation for Turing sm\_75 for peak performance 🗤 🛽 🕬 🗤 🛤

## CUTLASS 1.3

### GEMM kernels targeting Volta Tensor Cores natively with mma.sync



#### New in CUDA 10.1 & CUTLASS 1.3: mma.sync

PTX assembly instruction enables maximum efficiency of Volta Tensor Cores operation

### **INDEPENDENT THREAD SCHEDULING**

### **Communicating Algorithms**





**Pascal: Lock-Free Algorithms** Threads cannot wait for messages

#### Volta/Turing: Starvation Free Algorithms

Threads may wait for messages

### INDEPENDENT THREAD SCHEDULING

### Enable Fast Mutexes For Concurrent Data Structures, Replace Complex Lock-Free Algorithms





Ref: High Radix Concurrent C++, Olivier Giroux, CppCon 2018 - https://www.youtube.com/watch?v=75LcDvlEIYw

See Also: https://devblogs.nvidia.com/cuda-turing-new-gpu-compute-possibilities/

### WARP IMPLEMENTATIONS



#### Volta/Turing



32 thread warp with independent scheduling

**Pre-Volta** 



Volta & Turing



my\_value = \_\_shfl(thread, their\_value)









\_\_\_shfl\_sync() and all other \*\_sync collective operations work on all GPU architectures

## **REMOVAL OF NON-SYNC WARP FUNCTIONS**

Functions Deprecated In CUDA 9.0: Now Removed In CUDA 10.1

Removed Function	Replacement Function
ballot()	ballot_sync()
any()	any_sync()
all()	all_sync()
shfl()	shfl_sync()
shfl_up()	shfl_up_sync()
shfl_down()	shfl_down_sync()
shfl_xor()	shfl_xor_sync()

Programs using old functions:

- Will no longer compile for sm\_70 (Volta), or sm\_75 (Turing)
- Will still compile as older compute\_60 (Pascal) architecture, but without support for any Volta or Turing features

To compile as *compute\_60*, add the following arguments to your compile line:

-arch=compute\_60 -code=sm\_70

## CUDA 10.1 FOR TEGRA SYSTEMS

Platform	Host OS	Version	Target OS	Version	Compiler Support
L4T		16.04 LTS 18.04 LTS	(i) ubuntu	18.04 LTS	GCC 7.3
Android		16.04 LTS		P (Pie)	Clang 6.0
Auto	UDUNCU.	16.04 LTS	<b>O</b> ubuntu	18.04 LTS	GCC 7.3
				QNX SDP 7.0.2	GCC 5.4
				Yocto 2.5	GCC 7.3

### **DRIVE DEVELOPER WORKFLOW**

### **Iterative Workflow**



Fast iteration loop with PC, same CUDA code used across PC, DRIVE Dev Platform, and vehicle

## CUDA 10.1 TEGRA SYSTEMS ENHANCEMENTS

### NVIDIA-Direct<sup>™</sup> RDMA

Third-party PCIe devices can communicate directly with the integrated GPU

### User-Mode Submission on Linux-4-Tegra

Faster and more predictable work submission latency

### **Rich Error Reporting**

Detailed error reporting from GPU execution faults (MMU, alignment, etc)



## CUDA 10.1 PLATFORM SUPPORT

New OS and Host Compilers

PLATFORM	OS	VERSION	COMPILERS	
	Ç	18.04.2 LTS 16.04.5 LTS 14.04.5 LTS		
Linux	🥞 CentOS	7.6 7.6 POWER LE	GCC 8.x PGI 19.x Clang 7.0.x ICC 19 XLC 16.1.x (POWER)	
	SUSE.	SLES 15		
	ß	29		
	openSUSE	Leap 15		
Windows	Windows Server	2019 2016 2012 R2	Microsoft Visual Studio 2017 (15.x) Microsoft Visual Studio 2019 (Previews)	
Мас	macOS	10.13.6	Xcode 10.1	

## **TESLA DRIVERS AND COMPATIBILITY**

Run New Versions Of CUDA Without Upgrading Kernel Drivers

#### Long Term Service Branch (LTSB)

One per GPU architecture (i.e. major CUDA release such as CUDA 10.0)

Supported for up to 3 years

R418 is the first LTSB

CUDA compatibility will be supported for the lifetime of the LTSB

Driver Branch	CUDA 10 Compatible	CUDA 10.1 Compatible
CUDA 9.0	Yes	Yes
CUDA 9.1	No	No
CUDA 9.2	No	Coming soon
CUDA 10.0	-	Yes

## CUDA CONTAINERS ON NVIDIA GPU CLOUD



## **INCREASING CUDA CAPABILITIES ON WINDOWS**

### Additions Since CUDA 9







S9957 - Using CUDA on Windows, Wednesday 3-4pm

## NEW GRAPHICS INTEROP

### Direct Native Resource Mapping + CUDA-OpenGL interop via Vulkan



# A Graph Node Is A CUDA Operation

Sequence of operations, connected by dependencies

Operations are one of:

Kernel LaunchCUDA kernel running on GPUCPU Function CallCallback function on CPUMemcopy/MemsetGPU data managementSub-GraphGraphs are hierarchical


# THREE-STAGE EXECUTION MODEL



#### Single Graph "Template"

Created in host code or built up from libraries

#### Multiple "Executable Graphs"

Snapshot of template Sets up & initializes GPU execution structures (create once, run many times)

#### Executable Graphs Running in CUDA Streams

Concurrency in graph **is not** limited by stream

## **NEW EXECUTION MECHANISM**

Graphs Can Be Generated Once Then Launched Repeatedly



for(int i=0; i<1000; i++) {
 launch\_graph( G );
}</pre>

# WORKFLOW EXECUTION OPTIMIZATIONS

Reducing System Overheads Around Short-Running Kernels

Breakdown of time spent during execution

Launch	Grid Initialization	2µS Kernel	Grid Initialization	2µs Kernel	Grid Initialization	2µs Kernel	53% Overhead
--------	------------------------	------------	------------------------	------------	------------------------	------------	--------------

# WORKFLOW EXECUTION OPTIMIZATIONS

Reducing System Overheads Around Short-Running Kernels

Breakdown of time spent during execution

Launch	Grid Initialization	2µS Kernel	Grid Initialization	2µs Kernel	Grid Initialization	2µs Kernel	53% Overhead
--------	------------------------	------------	------------------------	------------	------------------------	------------	--------------

CPU-side launch overhead reduction



# WORKFLOW EXECUTION OPTIMIZATIONS

Reducing System Overheads Around Short-Running Kernels

Breakdown of time spent during execution



## FREE UP CPU RESOURCES

Release CPU Time For Lower Power, or Running Other Work



→ time



# LAUNCH & EXECUTION SPEEDUP

## Note: Reduction in System Overheads - Kernel Runtime is Not Affected



Launch of an already-created graph is 7-8x faster than launching the same kernels into a stream

GPU Execution Overhead Reduction (Straight-Line Graph, Quadro V100)



GPU overhead when running kernels is **1.4x lower** than equivalent work in a stream

# SMALL-GRAPH PERFORMANCE

Speedup Decreases For Graphs Of <15 Nodes

## Fixed CPU/GPU transaction cost

- Is paid once for graph launch
- Is paid every kernel for streams
- Becomes insignificant when graph exceeds ~15 nodes

CPU Launch Speedup, Small Node Count (Straight-line graph, Quadro V100 + Skylake 3.5GHz)



## **MOBILE INFERENCE** Embedded System Inference Benchmarks (Turing TU104 GPU)

Inference CPU-Side Launch Speedup Using Graphs (TU104, Mobile Linux, Stream Launch = 1)



Embedded system launch times improve up to 11x

Inference Execution Throughput Using Graphs (TU104, Mobile Linux, Streams Throughput = 1)



Embedded system **execution** times improve up to 3x

## **CREATING AND USING GRAPHS**

All CUDA Stream Work Already Forms A Graph



## **CAPTURE STREAM WORK INTO A GRAPH**

## Create A Graph With Two Lines Of Code

// Start by initating stream capture
cudaStreamBeginCapture(&stream, cudaStreamCaptureModeGlobal);

```
// Captures my kernel launches, recurse into library calls
X<<< ..., stream >>>();
libraryCall(stream); // Launches A, B, C, D
Z<<< ..., stream >>>();
```

// Now convert the stream to a graph
cudaStreamEndCapture(stream, &graph);



# **CREATE GRAPHS DIRECTLY**

## Map Graph-Based Workflows Directly Into CUDA



// Define graph of work + dependencies
cudaGraphCreate(&graph);

cudaGraphAddNode(graph, kernel\_a, {}, ...); cudaGraphAddNode(graph, kernel\_b, { kernel\_a }, ...); cudaGraphAddNode(graph, kernel\_c, { kernel\_a }, ...); cudaGraphAddNode(graph, kernel\_d, { kernel\_b, kernel\_c }, ...);

// Instantiate graph and apply optimizations
cudaGraphInstantiate(&instance, graph);

// Launch executable graph 1000 times
for(int i=0; i<1000; i++)</pre>

cudaGraphLaunch(instance, stream);

# FOR IN-DEPTH INFORMATION

## See These Sessions This Week

- S9956 Best Practices When Benchmarkinig CUDA Applications, Wednesday 2-3pm
- S9957 Using CUDA on Windows, Wednesday 3-4pm
- S9241 All You Need To Know About Programming NVIDIA's DGX-2, Wednesday 1-2pm
- S9329 Synchronization Is Bad, But If You Must..., Thursday 9-10am
- S9681 Visualize Your Large Datasets, Wednesday 9-10am
- S9768 New Features in OptiX 6.0, Wednesday 1-2pm

# **NVCC ENHANCEMENTS**

## **Improving Efficiency**

Warp Matrix Functions (new C++ namespace)

Extensible Whole Program (-ewp) mode compilation support

Efficient compilation with use of CUDA run-time device library & with Cooperative Groups grid/multi-grid synchronization

New address predicate functions

\_\_isShared, \_\_isConstant, \_\_isLocal

Ongoing C++17 language support



Efficient Code Generation for Chip Architecture

# **ENHANCED HALF-PRECISION FUNCTIONALITY**

Includes Limited half Type Support For CPU Code

Half-precision atomic ADD (Volta+) (round-to-nearest mode)

Host-side conversion operators between *float* and *half* types

Host-side construction and assignment operators for *half* and *half2* types

half atomicAdd(half \*address, half val); half2 atomicAdd(half2 \*address, half2 val);

half pi = 3.1415f;	<pre>// Convert float to half</pre>
float fPI = (float)hPI;	<pre>// Convert half to float</pre>

half pi = 3.1415f;	
half also_pi = pi;	// Assign half to half
<pre>half2 vector_pi(pi, also_pi);</pre>	// Construct half2 from half

**NOTE:** Half-precision *arithmetic* operations remain only available in device code

# DIRECTIVE-BASED HPC PROGRAMMING

## Who's Using OpenACC?



 $P(\mathbf{z})$ | 191

## Fortran, C and C++ for the Tesla Platform

for (i=0; i<Nr; i++) CUDA Fortran Tensor Core Support K = i + Sr\*i: OpenACC printf() // directional derivates (every element of TARGE) OpenACC Deep Copy dS[k] = image[iS[i] + Nr 1 x[j] dW[k] = image[i + Nr\*jW[j]] - Jc; dE[k] = image[i + Sr\*jE[j]] - Je; **OpenACC** Auto-compare // normalized discrete gradient mag squared (equ 52,5) OpenACC C++ Lambda // normalized discrete laplacian (equisa) CUDA 10.x support Full C++17 language OpenMP 4.5 for CPUs PGI in the Cloud

pgicompilers.com/whats-new

restrict

Contrict

real

+ dW[k]\*dW[k] + dE[k]\*dE[k]) / (Jo\*Jofforce y(1) - fy)

 $L = \{dN[k] + dS[k] + dN[k] + dE[k]\} / Jc; // include the determinant of the second s$ 

num = (0.5\*G2) - ((1.0/16.0)\*(L\*L))

den = 1 + (.25\*L);

// west direction designing

COLDER EVEN

forders (k) ... tabitir

for (int i = 0; i < n; i++)

// " real fr = force\_x(i);

real px = inl 1); real py = inl n+1); real pz = inl2\*n+1); real invotana = inl3\*n+1);

(1)) { real tx force x[1]; // den (biffed fy force x[1];

5001

or (j=0; j<Sc; j++) pragma acc loop independent -restrict in y - in +

ton (SPORK

Posy, LPoss,

in\_y[5].

## THE FUTURE OF GPU PROGRAMMING

## Standard Languages | Directives | CUDA

```
#pragma acc data copy(x,y) {
```

```
•••
```

. . .

```
do concurrent (i = 1:n)
    y(i) = y(i) + a*x(i)
enddo
```

```
cudaMemcpy(d_x, x, ...);
cudaMemcpy(d_y, y, ...);
saxpy<<<(N+255)/256,256>>>(...);
```

int main(void) {

global

```
cudaMemcpy(y, d_y, ...);
```

void saxpy(int n, float a,

float \*x, float \*y) {

int i = blockIdx.x blockDim.x +
 threadIdx.x

if (i < n) y[i] += a\*x[i];

GPU Accelerated C++17 and Fortran 2018 Incremental Performance Optimization with OpenACC Maximize GPU Performance with CUDA C++/Fortran

## PGI SESSIONS AT GTC

S9279 - OpenACC Programming Model — User Stories, Vendor Reaction, Relevance, and Roadmap with Duncan Poole and Michael Wolfe, Tuesday at 4:00 in room 210F

S9770 - C++17 Parallel Algorithms for NVIDIA GPUs with PGI C++

by David Olsen, Wednesday at 10:00 in room 210G

S9289 - PGI Compilers, The NVIDIA HPC SDK: Updates for 2019

by Michael Wolfe, Thursday at 10:00 in room 211A

# SANITIZER: CODE ANALYSIS

## New APIs in CUDA 10.1

Tracks API calls and memory accesses during CUDA kernel execution

Support for Windows, Linux, Mac

Samples available on GitHub

https://github.com/NVIDIA/computesanitizer-samples



S9751 - Accelerate Your CUDA Development with Latest Debugging and Code Analysis Developer Tools

# NSIGHT SYSTEMS

## System-Wide Performance Analysis

**Observe Application Behavior:** CPU threads, GPU traces, Memory Bandwidth and more

Locate Optimization Opportunities: CUDA & OpenGL APIs, Unified Memory transfers, User Annotations using NVTX

**Ready for Big Data:** Fast GUI capable of visualizing in excess of 10 million events on laptops, Container support, Minimum user privileges



https://developer.nvidia.com/nsight-systems

# NVIDIA NSIGHT COMPUTE

Next Generation Kernel Profiler

Interactive CUDA API debugging and kernel profiling

Fast Data Collection

Improved Workflow and Fully Customizable (Baselining, Programmable UI/Rules)

Command Line, Standalone, IDE Integration

**Platform Support** 

OS: Linux (x86, ARM), Windows

GPUs: Pascal, Volta, Turing



Kernel Profile Comparisons with Baseline

inst_executed [inst]	16,528.00; 16,528.00; _	13,476.00; 13,476.00; _
litex_sol_pct [%]	14.33	n/a
launchblock_size	128.00	128.00
launchfunction_pcs	47,611,587,968.00	12,273,728.00
launchgrid_size	4,132.00	3,369.00
launchoccupancy_limit_blocks [block]	32.00	32.00
launchoccupancy_limit_registers [register]	21.00	21.00
launchoccupancy_limit_shared_mem [bytes]	384.00	384.00
launchoccupancy_limit_warps [warps]	16.00	16.00
launchoccupancy_per_block_size	3,638.00	3,638.00
launchoccupancy_per_register_count	5,792.00	5,792.00
launchoccupancy_per_shared_mem_size	2,260.00	2,260.00
launchregisters_per_thread [register/thread]	17.00	17.00
launchshared_mem_config_size [bytes]	49,152.00	49,152.00
launchshared_mem_per_block_dynamic [bytes/block]	0.00	0.00
launchshared_mem_per_block_static [bytes/block]	20.00	20.00
launchthread_count [thread]	528,896.00	431,232.00
launchwaves_per_multiprocessor	3.23	42.11
ltc_sol_pct [%]	6.93	7.18
memory_access_size_type [bytes]	2.00; 32.00; 32.00; 32_	2.00; 32.00; 32.00; 32.
	2 001 4 001 2 001 2 00	2 001 4 001 2 001 2 00



Metric Data

# **TOOLS SESSIONS AT GTC**

#### Talks

- S9503 Using Nsight Tools to Optimize the NAMD Molecular Dynamics Simulation Program
- S9345 CUDA Kernel Profiling using NVIDIA Nsight Compute
- S9751 Accelerate Your CUDA Development with Latest Debugging and Code Analysis Developer Tools
- S9661 Nsight Graphics DXR/Vulkan Profiling/Vulkan Raytracing

#### **Connect with the Experts**

- CE9123 Connect with Experts: CUDA & Graphics Developer Tools
- CE9137 Connect with Jetson Embedded Platform Experts

#### Devtools pod at NVIDIA booth on exhibition show-floor

## **CUDA MATH LIBRARIES**

## **Major Initiatives**



Tuning + new algorithms

Drive AV SW Stack

Strong/weak scaling

TC & low/mixed precision

# cuTENSOR

## A New High-Performance CUDA Library for Tensor Primitives

#### **Tensor Contractions**



#### **Elementwise operations**



Pre-release version available

const int64\_t \*extent, const int64\_t \*stride, cudaDataType\_t dataType, cutensorOperator\_t unaryOp );

cutensorOperator\_t opAB, cutensorOperator\_t opABC, cudaDataType\_t typeCompute, cudaStream\_t stream );



## **CUTENSOR**

 $C = \alpha A + \beta B$ 



#### Tensor transpositions: NCHW -> NHWC

Random tensor contractions: 3D to 6D tensors, increasing arithmetic Intensity

# cuBLASLt

## New MATMUL Library with Full Algorithm Control

New header and binary with lightweight context

Targets power GEMM users

Not a replacement for cuBLAS

Increased flexibility

Data layout

Input and Compute types

Algorithm choice and heuristics

Workspace enables new algorithms

Layout flexibility enables hardware optimization

# #include <cublasLt.h> cublasLtCreate() cublasLtMatmul() cublasLtMatmulAlgoGetHeuristic() cublasLtMatmulAlgoConfigSetAttribute()

## cuBLASLt



computeType	scaleType	Atype/Btype	Ctype
CUDA_R_16F	CUDA_R_16F	CUDA_R_16F	CUDA_R_16F
CUDA_R_32I	CUDA_R_32I	CUDA_R_8I	CUDA_R_32I
	CUDA_R_32F	CUDA_R_8I	CUDA_R_32I
CUDA_R_32F	CUDA_R_32F	CUDA_R_16F	CUDA_R_16F
		CUDA_R_8I	CUDA_R_32F
		CUDA_R_16F	CUDA_R_32F
		CUDA_R_32F	CUDA_R_32F
CUDA_R_64F	CUDA_R_64F	CUDA_R_64F	CUDA_R_64F
CUDA_C_32F	CUDA_C_32F	CUDA_C_8I	CUDA_C_32F
		CUDA_C_16F	CUDA_C_32F
		CUDA_C_32F	CUDA_C_32F
CUDA_C_64F	CUDA_C_64F	CUDA_C_64F	CUDA_C_64F

Average 2.8X, up to 3.9X Speedup with cuBLASLt Turing IMMA Support

# cuFFTDx

## New Library: cuFFT Device EXtention

#### Motivation

Performance

FFTs are memory bound

CPU issued commands  $\rightarrow$  PCIe latency

Size

Entire library required for single size use Customization

cuFFT launches own kernels

No opportunity to inline

#### **Key Features**

Device callable library

Retain and reuse on-chip data

Inline FFTs in user kernel

Combine FFT operations

When Initial release mid 2019

## cuSOLVER

## Tensor Core Accelerated Dense Linear Solver Coming Soon

TRSM

GEMM



B<sub>0.0</sub> B<sub>1.0</sub> B<sub>1.1</sub> B<sub>1.2</sub> ÷ D = B<sub>2,0</sub> Bar B<sub>3.1</sub> B<sub>3.7</sub> FP16 or FP32 **FP16 FP16** FP16 or FP32 Sum with **FP16** Full precision FP32 Convert to FP32 result storage/input product accumulator more products ŧ.

nb

Results obtained on GV100 using MAGMA

U

# nvJPEG

## **New Features**

**Batched Decoding** 

**Baseline Encoding** 

Device and pinned memory control

Linux-Power ppc64le platform support

JPEG stream parsing

Hybrid decode API

**ROI** decoding



#### Batched Decoding Speedup over CPU

Series1 Series2 Series3

GPU Results obtained on GV100 CPU Results obtained with TJPEG on 2-socket Intel Xeon Gold 6140

## CUDA LIBRARIES SESSIONS AT GTC Come learn more about CUDA Libraries

S9593 - cuTENSOR: High-performance Tensor Operations in CUDA, Wednesday March 20, 1-2PM

S9226 - Fast Singular Value Decomposition on GPUs, Wednesday March 20, 2-3PM

CWE 9114 - Connect with the Experts: CUDA Libraries, Wednesday March 20, 5-6PM

S9257 - New FFT Library with Flexible C++ API, Thursday March 21, 3-4PM

# **TESLA UNIVERSAL ACCELERATION PLATFORM**

## Single Platform To Drive Utilization and Productivity



## ACCELERATING DISCOVERIES WITH AI

New drugs typically take 12-14 years and \$2.6 billion to bring to market. BenevolentAl is using GPU deep learning to bring new therapies to market quickly and more affordably. They've automated the process of identifying patterns within large amounts of research data, enabling scientists to form hypotheses and draw conclusions quicker than any human researcher could. And using the NVIDIA DGX-1 Al supercomputer, they identified two potential drug targets for Alzheimer's in less than one month.

benevolent.ai

## AI-BUILD AI TO FABRICATE SUBATOMIC MATERIALS

To expand the benefits of deep learning for science, researchers need new tools to build high-performing neural networks that don't require specialized knowledge. Scientists at Oak Ridge National Laboratory used the MENNDL algorithm on Summit to develop a neural network that analyzes electron microscopy data at the atomic level. The team achieved a speed of 152.5 petaflops across 3,000 nodes.

Snanı

80101010



CAK RIDGE

## A 21<sup>st</sup> CENTURY PLANNING TOOL BUILT ON AI

With the Earth's population at 7 billion and growing, understanding population distribution is essential to meeting societal needs for infrastructure, resources and vital services. Using GPUs and deep learning, Oak Ridge National Laboratory can quickly process highresolution satellite imagery to map human settlements and changing urban dynamics. With the ability to process a major city in minutes, ORNL can provide emergency response teams critical information that used to take days to create.




## **"SEEING" GRAVITY** IN REAL-TIME

In 2015 gravitational waves (GW) were observed for the first time by astronomers at the Laser Interferometer Gravitational-wave Observatory (LIGO) originating from a pair of merging Black Holes 1.3B light years away. "Seeing" gravity opens the door to new discoveries and a daunting new challenge: observing GW in parallel with electromagnetic waves, and analyzing the combined data in real-time.

Scientists at NCSA are using GPU-powered deep learning to make this computationally intensive approach possible. Using a deep Convolutional Neural Network (CNN), NCSA trained its system to process gravitational wave data more than 5000 times faster than its previous machine learning methods — making real time analysis possible and putting us one step closer to understanding the universe's oldest secrets.



Physics Letters B - Deep learning for real-time gravitational wave detection and parameter estimation: Results with advanced LIGO data Daniel George, E.A. Huerta