A new Direct Connected Component Labeling and Analysis Algorithm for GPUs

Arthur Hennequin^{1,2}, Lionel Lacassagne¹

LIP6, Sorbonne University, CNRS, France ¹ LHCb experiment, CERN, Switzerland ²

GTC 2019 March 21st















What are Connected Component Labeling and Analysis?

Connected Components Labeling (CCL) consists in assigning a unique number (label) to each connected component of a binary image

Connected Components Analysis (CCA) consists in computing some features associated to each connected component like the bounding box $[x_{min}, x_{max}] \times$ $[y_{min}, y_{max}]$, the sum of pixels S, the sums of x and y coordinates Sx, Sy



gray level image



binary level image (segmentation by (motion detection)





connected component labeling



connected component analysis

- seems easy for a human being that has a global view of the image but,
- ill-posed problem: the computer has only a local view around a pixel (neighborhood)
- important in computer vision for pattern recognition, motion detection ...

Two classes of CCL algorithms

- multi-pass iterative algorithms
 - compute the local positive min over a 3 × 3 neighborhood
 - until stabilization : the number of iterations depends on the data
 - not predictable, nor suited for embedded systems
- two-pass direct algorithms
 - first pass = temporary label creation and equivalence building
 - need an equivalence table to memorize the connectivity between labels
 - then transitive closure of the tree associated to the equivalence table
 - second pass = label relabeling
- on CPU, scalar algorithms are all direct and can be parallelized
- on SIMD CPU, until 2019, all SIMD algorithms are iterative, except 1
- on GPU, until 2018, all algorithms are iterative, except 3

Why so few direct algorithms on GPU and SIMD?

⇒ because **extremely complex to design** (not suited for SIMD nor GPU)

Direct algorithms are based on Union-Find structure

Algorithm 1: Rosenfeld labeling algorithm

```
for i = 0 \cdot h - 1 do
     for i = 0 : w - 1 do
             if I[i][j] \neq 0 then
                     e_1 \leftarrow E[i-1][j]
                    e_2 \leftarrow E[i][i-1]
                    if (e_1 = e_2 = 0) then
                            ne \leftarrow ne + 1
                            e_x \leftarrow ne
                    else
                            r_1 \leftarrow Find(e_1, T)
                            r_2 \leftarrow Find(e_2, T)
                            e_x \leftarrow min^+(r_1, r_2)
                            if (r_1 \neq 0 \text{ and } r_1 \neq e_x) then T[r_1] \leftarrow e_x
                            if (r_2 \neq 0 \text{ and } r_2 \neq e_x) then T[r_2] \leftarrow e_x
             else
               e_{\downarrow} \leftarrow 0
             E[i][j] \leftarrow e_x
```

Algorithm 2: Find(e, T)

Algorithm 3: Union (e_1, e_2, T)

```
 \begin{array}{l} r_1 \leftarrow \mathsf{Find}(\mathsf{e}_1,\ T) \\ r_2 \leftarrow \mathsf{Find}(\mathsf{e}_2,\ T) \\ \mathsf{if}\ (r_1 < r_2)\ \mathsf{then} \\ \mid \ T[r_2] \leftarrow r_1 \\ \mathsf{else} \\ \mid \ T[r_1] \leftarrow r_2 \end{array}
```

Algorithm 4: Transitive Closure

```
for i = 0: ne do
| T[e] \leftarrow T[T[e]]
```


Parallel algorithms do:

- sparse addressing ⇒ scatter/gather SIMD instructions (AVX512/SVE)
- concurrent min computation ⇒ recursive atomic min instruction (CUDA)

Classic direct algorithm: Rosenfeld (1966)

Rosenfeld algorithm is the first 2-pass algorithm with an equivalence table

- when two labels belong to the same component, an equivalence is created and stored into the equivalence table T
- for example, there is an equivalence between 2 and 3 (stair pattern) and between 4 and 2 (concavity pattern)
- stair and concavity are the only two patterns generator of equivalence
- · here, background in gray and foreground in white




Parallel State-of-the-art

- Parallel Light Speed Labeling[1](L. Cabaret, L. Lacassagne, D. Etiemble) (2018)
 - parallel algorithm for CPU
 - based on RLE (Run Length Encoding) to speed up processing and saves memory accesses
 - current fastest CCA algorithm on CPU
- Distanceless Label Propagation[2](L. Cabaret, L. Lacassagne, D. Etiemble) (2018)
 - direct CCL algorithm for GPU
- Playne-Equivalence[3](D. P. Playne, K.A. Hawick) (2018)
 - direct CCL algorithm for GPU (2D and 3D versions)
 - based on the analysis of local pixels configuration to avoid unnecessary and costly atomic operations to save memory accesses.

Equivalence merge function & concurrency issue

The direct CCL algorithms rely on Union-Find to manage equivalences. A parallel merge operation can lead to concurrency issues:



- 1st example (top-left): no concurrency, T[3] \leftarrow 1, T[4] \leftarrow 1
- 2^{nd} example (top-right): no concurrency, $T[3] \leftarrow 1$, $T[4] \leftarrow 2$
- 3^{rd} example (bottom-left): non-problematic concurrency, $T[4] \leftarrow 1$, $T[4] \leftarrow 1$
- 4^{th} example (bottom-right): concurrency issue, $T[4] \leftarrow 1$, $T[4] \leftarrow 2$
 - 4 can't be equal to 1 and 2
 - ightharpoonup \Rightarrow 4 has to point to 1 and 2 has to point to 1 too...

Equivalence merge function (aka recursive Union)

The merge function, introduced by Playne and Hawick, solves the concurrency issues by iteratively merging labels using atomic operations

```
Algorithm 5: merge(L, e_1, e_2)
```

```
\begin{array}{l} \mbox{while } e_1 \neq e_2 \mbox{ and } e_1 \neq L[e_1] \mbox{ } \mbox{$/$} \mbox{$/$}
```

By definition, $e_3 \leq L[e_1]$, so:

- ullet if $e_3=e_1$: no concurrent write, update of L is successful, terminates the loop
- if $e_3 < e_1$: concurrent write, L was updated by another thread, need to merge e_3 and e_2

Hardware Accelerated algorithm: HA4

Analysis of state-of-the-art weaknesses:

- vertical borders (non-coalescent memory accesses)
- expensive atomic operations

Analysis of state-of-the-art strengths:

- equivalence table embedded in the image (Cabaret, Playne)
- merge function (Komura [4] + Playne)
- segments labeling (Light Speed Labeling)
- necessary condition to merge two equivalence trees (Playne)





Figure 1: All possible 4 pixels configurations. Only (f) need to merge labels. (Playne)

Hardware Accelerated: HA4

The algorithm is divided into 3 kernels:

- strip labeling: the image is split into horizontal strips of 4 rows. Each strip is processed by a block of 32 × 4 threads (one warp per row). Only the head of segment is labeled
- border merging: to merge the labels on the horizontal borders between strips
- relabeling / features computation: to propagate the label of each segment to the pixels or to compute the features associated to the connected components




Example – Strip labeling initialization (Step #0)

The 8×8 image is divided into 2 strips of 8×4 pixels, warp size = 8

Initial strip labeling:

- only the head of each segment (start node) is labeled with an unique label
- equal to its linear address: L[k] = kwith $k \stackrel{\Delta}{=} y \times width + x$
- warning: label numbering starts at 0, not 1




Example – Strip labeling (Step #1)

After initialization:

- detection of merging nodes using necessary conditions in each thread
- update of start nodes only


Strips' segments are now labeled





Here, a CC spanning over several strips is represented by 3 disjoint trees of labels


Example – Border merging (Step #2)

Same merging operations on border nodes only. All the segments are correctly labeled. A CC spanning to several strips is represented by 1 tree.









Example – Re-Labeling / Analysis (Step #3)


In the final step only, each start node (blue) flattens its equivalence tree


- to Label the image: broadcast the label to the whole segment
- to Analyse the image: accumulate features into global memory using atomics example of features associated to segment $[x_0, x_1]$ at line y:


•
$$S = x_1 - x_0$$
,

$$S_y = S \times y_0$$
,

$$S = x_1 - x_0$$
, $S_y = S \times y_0$, $S_x = \frac{1}{2} [x_1(x_1 - 1) - (x_0(x_0 - 1))]$







Implementation details: Grid-stride loop

- first weakness of previous GPU algorithms is the vertical border merging: the non-coalescent memory accesses are slower
- we used the grid-stride loop [5] design pattern to divide the image in strips instead of tiles

Benefits:

- thread reuse: less thread creation. Helps to amortize the cost of thread creation/destruction
- thread context is preserved: the loop ensures that pixels are processed in a specific order and allows to reuse previously computed values


Implementation details: horizontal data exchange

All threads working on the same row are from the same warp, CUDA Warp-Level Primitives [6] can be used to directly exchange data from threads registers

- __ballot_sync primitive returns a 32-bit bitmask based on the value of a boolean within each thread (1 bit per thread)
- __shfl_sync primitive exchanges a 32-bit value between any pair of threads in a warp. Each thread specifies a thread ID to read and a value to share


Implementation details: segments

- each thread needs to find its distance to the segment's start node
- distance to the end is also needed for features computation
- bitwise operations can accelerate the computation of these distances (tx = thread number)




Implementation details: vertical data exchange

- classic way of optimizing memory accesses: copying data from global to shared memory
- shared memory is divided in 32 banks: same bank memory accesses at different addresses get serialized [7]




Implementation details: vertical data exchange

- for each row, we store the bitmasks of the 32 neighbor pixels in different banks
- store: no serialization, load: broadcast



One final optimization...


- two pixels directly next to each other either belong to the same segment or have a different color
- we can assign a thread two pixels instead of one.
- 32-bit → 64-bit bitmask: modified distance operators.
- new version: HA4₆₄



Benchmark of CCL and CCA algorithms


- random 2048x2048 (2k) images of varying density (0% 100%), granularity (1 16, granularity = 4 close to natural image complexity)
- percolation threshold: transition from many smalls CCs to few larges CCs
 - ▶ 8C: density = 45%
 - ▶ 4C: density = 64%






Comparison of CCL algorithms on Jetson TX2

- comparison with 2 state-of-the-art algorithms [Playne, Cabaret]
- Cabaret and Playne lose time updating all the temporary labels
- thanks to the use of segments, HA4's processing time decreases after the percolation threshold d=64%
- HA4₆₄ is 2× faster in average than Playne and Cabaret
- CCL throughput: 1.2 Gpx/s (HA4₆₄, 2k, g=4)



Comparison of CCA algorithms on Jetson TX2


- HA4₆₄ CCA: labeling kernel is replaced by on-the-fly analysis kernel
- other algorithms: features computation kernel after relabeling kernel
- 7 features: S, Sx, Sy, x_{min}, y_{min}, x_{max}, y_{max} \rightarrow 1.1 Gpx/s (HA4₆₄, 2k, g=4)



Performance of CCL on Jetson AGX & V100

Latest results on Volta architecture:


- AGX: 4.6 Gpx/s (HA4₆₄, 2k, g=4)
- V100: 27.0 Gpx/s (HA4₆₄, 2k, g=4)





Performance of CCA on Jetson AGX & V100


Latest results on Volta architecture:

- AGX: 3.4 Gpx/s (HA4₆₄, 2k, (S, Sx, Sy, x_{min} , y_{min} , x_{max} , y_{max}), g=4)
- V100: 14.9 Gpx/s (HA4₆₄, 2k, (S, Sx, Sy, Sx², Sy²), g=4)











Observations for Jetson AGX & V100

- strong scalability for CCL
- weak scalability for CCA (concurrent accesses in atomic operations)
- some features are faster to compute than others: the first statistical moments, computed with atomic addition, are faster than the bounding boxes computed with atomic min and max





(a) HA4₆₄(cca) V100 (S, Sx, Sy, x_{min} , y_{min} , x_{max} , y_{max}) (b) HA4₆₄(cca) V100 (S, Sx, Sy, Sx², Sy²)

Conclusion

- two new algorithms for 4-connectivity connected component processing on GPU:
 - ► CCL 2× faster than State-of-the-Art
 - CCA new on GPU
- introduced a new way to efficiently reduce the number of global memory accesses using segments, combined with low-level intrinsics
- HA4₆₄ ready for realtime embedded processing.
 - ► CCL throughput: 4.6 Gpix/s on AGX (1920×1080: 2208 fps) or
 - CCA throughput: 3.4 Gpix/s on AGX (1920x1080: 1615 fps)
- future works:
 - ► Design 8-connectivity versions on GPUs
 - Improve CCA by implementing different merging strategies
- Algorithm and benchmarks published at DASIP 2018 [8]

Thank you!

References I



L. Cabaret, L. Lacassagne, and D. Etiemble, "Parallel Light Speed Labeling for connected component analysis on multi-core processors," *Journal of Real Time Image Processing*, no. 15,1, pp. 173–196, 2018.



L. Cabaret, L. Lacassagne, and D. Etiemble, "Distanceless label propagation: an efficient direct connected component labeling algorithm for GPUs," in *IEEE International Conference on Image Processing Theory, Tools and Applications (IPTA)*, pp. 1–8, 2017.



D. P. Playne and K. Hawick, "A new algorithm for parallel connected-component labelling on GPUs," *IEEE Transactions on Parallel and Distributed Systems*, 2018.



Y. Komura, "Gpu-based cluster-labeling algorithm without the use of conventional iteration: application to swendsen-wang multi-cluster spin flip algorithm," *Computer Physics Communications*, pp. 54–58, 2015.



M. Harris,

"https://devblogs.nvidia.com/cuda-pro-tip-write-flexible-kernels-grid-stride-loops/," 2013.



Y. Lin and V. Grover, "https://devblogs.nvidia.com/using-cuda-warp-level-primitives/," 2018.



M. Harris, "https://devblogs.nvidia.com/using-shared-memory-cuda-cc/," 2013.



A. Hennequin, L. Lacassagne, L. Cabaret, and Q. Meunier, "A new Direct Connected Component Labeling and Analysis Algorithms for GPUs," in *DASIP*, (Porto, Portugal), Oct. 2018.