



PAGE	TITLE
PAGE 1:	COVER PAGE
PAGE 2:	SYSTEM POWER TREE
PAGE 3:	I2C ADDRESS MAP
PAGE 4:	TK1: CH0 MEMORY I/F
PAGE 5:	TK1: CH1 MEMORY I/F
PAGE 6:	DDR3 X16 PAGE 1
PAGE 7:	DDR3 X16 PAGE 2
PAGE 8:	TK1: SDRAM/ULPT/JTAG/KB
PAGE 9:	TK1: CSI/DSI/HDMI/USB
PAGE 10:	TK1: UART/GMI/DAP/SPI
PAGE 11:	TK1: POWER
PAGE 12:	TK1: GND
PAGE 13:	HDMI TYPE A CONN
PAGE 14:	TK1: SATA, PEX, USB 3.0
PAGE 15:	MINI HALF PCIE
PAGE 16:	PEX OPTIONS AND SATA
PAGE 17:	USB PORTS
PAGE 18:	TEMP SENSOR, SERIAL, ID
PAGE 19:	PEX GIGE LAN/PHY
PAGE 20:	AUDIO CODEC
PAGE 21:	AUDIO CONNECTORS
PAGE 22:	JTAG CONN: I2C TRANSLATER
PAGE 23:	EMMC SPI ROM
PAGE 24:	SWITCHES & STRAPS
PAGE 25:	SD CONN & FRONT PANEL HDR
PAGE 26:	EXP: TOUCH/DISP & GENERAL
PAGE 27:	DC IN
PAGE 28:	+3.3V VR
PAGE 29:	+5V VR
PAGE 30:	LOAD SWITCHES
PAGE 31:	PMIC: LOGIC AND GPIOS
PAGE 32:	PMIC: CNTL, INT SW, LDOS
PAGE 33:	PMIC: DCDC
PAGE 34:	PMIC: TK1 GPU AND CORE
PAGE 35:	VDD CPU VR
PAGE 36:	REVISION HISTORY
PAGE 37:	BASENET REPORT
PAGE 38:	BASENET REPORT
PAGE 39:	BASENET REPORT
PAGE 40:	BASENET REPORT
PAGE 41:	BASENET REPORT
PAGE 42:	BASENET REPORT
PAGE 43:	CREF PART REPORT
PAGE 44:	CREF PART REPORT
PAGE 45:	CREF PART REPORT
PAGE 46:	CREF PART REPORT
PAGE 47:	CREF PART REPORT
PAGE 48:	CREF PART REPORT
PAGE 49:	CREF PART REPORT

TK1 Compact Development Module  
602-7R375-0000-D00  
SCH REV 4.04  
04/07/2015  
FAB REV D  
BOM REV E


<b>NVIDIA CORPORATION</b>		
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050		
		NVIDIA CONFIDENTIAL
ALL NVIDIA DESIGN SPECIFICATION, REFERENCE BOARDS, FILTERS, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED AS IS. NVIDIA MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.		
TITLE		COVER PAGE
TK1 Compact Development Module		
DATE		Thu Jul 23 14:36:54 2015
DOC NUMBER	602-7R375-0000-D00	PAGE 1 OF 50



NVI DI A  
CONFIDENTIAL

TITLE SYSTEM POWER TREE		
DATE Thu Jul 23 14:36:54 2015		
DOC NUMBER 602-7R375-0000-D00	REV 4.04	PAGE 2

# POWER SEQUENCING



## I2C ADDRESS MAP


BUS	DEVICE	ADDRESS
GEN1_I2C - 1.8V	AUDIO CODEC	7' H1C, 8' H38
	TEMPERATURE SENSOR	7' H4C, 8' H98
	BOARD ID	7' H56, 8' HAC
	EXPANSION	UNKNOWN
GEN1_I2C - 3.3V	HALF MINI PCI E	UNKNOWN
GEN2_I2C - 3.3V	EXPANSION	UNKNOWN
PWR_I2C - 1.8V	PMIC AS3722	7' H40, 8' H80
	EXPANSION	UNKNOWN
CAM_I2C - 3.3V	EXPANSION	UNKNOWN

TITLE I2C ADDRESS MAP			
DOC NUMBER 602-7R375-0000-D00	REV 4.04	PAGE 3	

NVIDIA  
CONFIDENTIAL

Thu Jul 23 14:36:54 2015

# DRAM PIN MULTIPLEXING OPTION #14 (DDR3L, 4X16, 2 TOP/2 BOTTOM VERTICAL)




Thu Jul 23 14:36:54 2015

**NV I D I A  
CONFIDENTIAL**

TITLE		
TK1: CHO MEMORY I/F		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	4




DRAM PIN MULTIPLEXING OPTION #14 (DDR3L, 4X16, 2 TOP/2 BOTTOM VERTICAL)



TITLE		
TK1: CH1 MEMORY I/F		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	5

NVIDIA  
CONFIDENTIAL


Thu Jul 23 14:36:55 2015



TITLE		DDR3 X16 PAGE 1	
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	6	

NVI DIA  
CONFIDENTIAL


Thu Jul 23 14:36:55 2015



Thu Jul 23 14:36:56 2015

NVI DIA  
 CONFIDENTIAL

TITLE		
DDR3 X16 PAGE 2		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	7




Thu Jul 23 14:36:56 2015

NVI DIA  
CONFIDENTIAL

TITLE		
TK1: SDMMC/ULPI/JTAG/KB		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	8






Thu Jul 23 14:36:56 2015

NVIDIA  
CONFIDENTIAL

TITLE		
TK1: CSI/DSI/HDMI/USB		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	9




SET E\_OD PAD = 1 WHEN PU VALUE DIFFERS FROM VDD SOURCE FOR GEN2 I2C

TITLE		
TK1: UART/GMI/DAP/SPI		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	10

NVIDIA  
CONFIDENTIAL

Thu Jul 23 14:36:57 2015



U3C1 BGA

TK1-MID

SEC 7 OF 8






AA13	VDD_CORE	1
AA14	VDD_CORE	2
AA15	VDD_CORE	3
AA16	VDD_CORE	4
AA17	VDD_CORE	5
AA18	VDD_CORE	6
AA19	VDD_CORE	7
AA22	VDD_CORE	8
K12	VDD_CORE	9
K14	VDD_CORE	10
K15	VDD_CORE	11
K17	VDD_CORE	12
K18	VDD_CORE	13
K20	VDD_CORE	14
K21	VDD_CORE	15
M12	VDD_CORE	16
N12	VDD_CORE	17
P12	VDD_CORE	18
R12	VDD_CORE	19
T12	VDD_CORE	20
U12	VDD_CORE	21
V12	VDD_CORE	22
W12	VDD_CORE	23
Y12	VDD_CORE	24
Y22	VDD_CORE	25
AA23	VDD_GPU	1
U17	VDD_GPU	2
U18	VDD_GPU	3
U19	VDD_GPU	4
U20	VDD_GPU	5
V13	VDD_GPU	6
V14	VDD_GPU	7
V15	VDD_GPU	8
V16	VDD_GPU	9
V17	VDD_GPU	10
V18	VDD_GPU	11
V19	VDD_GPU	12
V20	VDD_GPU	13
W13	VDD_GPU	14
W14	VDD_GPU	15
W15	VDD_GPU	16
W16	VDD_GPU	17
W17	VDD_GPU	18
W18	VDD_GPU	19
W19	VDD_GPU	20
W20	VDD_GPU	21
W21	VDD_GPU	22
Y19	VDD_GPU	23
Y20	VDD_GPU	24
Y23	VDD_GPU	25
U21	VDD_GPU	26
V21	VDD_GPU	27

R23	VDD_CPU	1
L23	VDD_CPU	2
L24	VDD_CPU	3
M13	VDD_CPU	4
M14	VDD_CPU	5
M15	VDD_CPU	6
M16	VDD_CPU	7
M17	VDD_CPU	8
M18	VDD_CPU	9
M19	VDD_CPU	10
M20	VDD_CPU	11
M22	VDD_CPU	12
M23	VDD_CPU	13
M24	VDD_CPU	14
M25	VDD_CPU	15
N13	VDD_CPU	16
N14	VDD_CPU	17
N15	VDD_CPU	18
N16	VDD_CPU	19
N17	VDD_CPU	20
N18	VDD_CPU	21
N19	VDD_CPU	22
N20	VDD_CPU	23
N21	VDD_CPU	24
N22	VDD_CPU	25
N25	VDD_CPU	26
P13	VDD_CPU	27
P14	VDD_CPU	28
P15	VDD_CPU	29
P16	VDD_CPU	30
P17	VDD_CPU	31
P18	VDD_CPU	32
P19	VDD_CPU	33
P20	VDD_CPU	34
P21	VDD_CPU	35
P22	VDD_CPU	36
R17	VDD_CPU	37
R18	VDD_CPU	38
R19	VDD_CPU	39
R20	VDD_CPU	40
R21	VDD_CPU	41
R22	VDD_CPU	42
L25	VDD_CPU	43
L26	VDD_CPU	44
M26	VDD_CPU	45
L27	VDD_CPU	46
M27	VDD_CPU	47
P23	VDD_CPU	48

TITLE			
TK1: POWER			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	11	

NV I D I A  
C O N F I D E N T I A L

Thu Jul 23 14:36:57 2015



U3C1  
BGA

TK1-MID


SEC 8 OF 8

A2	GND 1	GND 21	AE16
AB21	GND 10	GND 22	AE19
L16	GND 100	GND 23	AE22
L17	GND 101	GND 24	AE28
L18	GND 102	GND 25	AE30
L19	GND 103	GND 26	AH2
N2	GND 104	GND 27	AH4
N4	GND 105	GND 28	AH7
N7	GND 106	GND 29	AH10
N10	GND 107	GND 3	AB2
N11	GND 108	GND 30	AH13
N28	GND 109	GND 31	AH16
AB25	GND 11	GND 32	AH19
N30	GND 110	GND 33	AH22
P11	GND 111	GND 34	AH25
R11	GND 112	GND 35	AH28
R13	GND 113	GND 36	AH30
R14	GND 114	GND 37	AK1
R15	GND 115	GND 38	AK4
R16	GND 116	GND 39	AK7
T2	GND 117	GND 4	AB4
T4	GND 118	GND 40	AK10
T7	GND 119	GND 41	AK13
AB28	GND 12	GND 42	AK16
T10	GND 120	GND 43	AK19
T11	GND 121	GND 44	AK22
T13	GND 122	GND 45	AK25
T14	GND 123	GND 46	AK28
T15	GND 124	GND 47	AK31
T16	GND 125	GND 48	AL2
T17	GND 126	GND 49	AL30
T18	GND 127	GND 5	AB7
T19	GND 128	GND 50	B1
T20	GND 129	GND 51	B4
AB30	GND 13	GND 52	B7
T21	GND 130	GND 53	B10
T22	GND 131	GND 54	B13
T25	GND 132	GND 55	B16
T28	GND 133	GND 56	B19
T30	GND 134	GND 57	B22
U11	GND 135	GND 58	B25
U13	GND 136	GND 59	B28
U14	GND 137	GND 6	AB10
U15	GND 138	GND 60	B31
U16	GND 139	GND 61	D2
AC9	GND 14	GND 62	D4
U22	GND 140	GND 63	D7
V11	GND 141	GND 64	D10
V22	GND 142	GND 65	D13
W2	GND 143	GND 66	D16
W4	GND 144	GND 67	D19
W7	GND 145	GND 68	D22
W10	GND 146	GND 69	D25
W11	GND 147	GND 7	AB13
W22	GND 148	GND 70	D28
W25	GND 149	GND 71	D30
AD8	GND 15	GND 72	G2
W28	GND 150	GND 73	G4
W30	GND 151	GND 74	G7
Y13	GND 152	GND 75	G10
Y14	GND 153	GND 76	G13
Y15	GND 154	GND 77	G16
Y16	GND 155	GND 78	G19
Y17	GND 156	GND 79	G22
Y18	GND 157	GND 8	AB16
AK2	GND 158	GND 80	G24
AE8	GND 159	GND 81	G25
AB11	GND 160	GND 82	G28
AB14	GND 161	GND 83	G30
P24	GND 162	GND 84	H8
R24	GND 163	GND 85	H24
T31	GND 164	GND 86	J23
V27	GND 165	GND 87	K2
AE23	GND 166	GND 88	K4
L22	GND 167	GND 89	K7
AE2	GND 16	GND 9	AB19
AE4	GND 17	GND 90	K13
AE7	GND 18	GND 91	AE24
AE10	GND 19	GND 92	K19
A30	GND 2	GND 93	K22
AE13	GND 20	GND 94	AE25
K30	GND 96	GND 95	K28
L13	GND 97		
L14	GND 98		
L15	GND 99		

I 358


TITLE		
TK1: GND		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	12

NVI DIA  
CONFIDENTIAL



EN VIH MIN 1.1V  
VIL MAX 0.66V


MINIMUM 400MA  
FOR HDMI TO VGA DONGLE

TITLE			
HDMI TYPE A CONN			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	13	

NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:36:57 2015







WI RELESS CARDS CAN WAKE FROM LPO BUT NOT OFF

Thu Jul 23 14:36:58 2015

NVI DIA  
CONFIDENTIAL

TITLE			
MINI HALF PCI E			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	15	




Thu Jul 23 14:36:58 2015

NVI DIA  
CONFIDENTIAL

TITLE		
PEX OPTIONS AND SATA		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	16







Thu Jul 23 14:36:59 2015

<b>NVI DIA CONFIDENTIAL</b>	TITLE <b>USB PORTS</b>		
	DOC NUMBER 602-7R375-0000-D00	REV 4.04	PAGE 17

# BOARD I D ROM




# SERIAL PORT



UART DEBUG PORT SHOULD BE UART4 ONLY

# TEMP SENSOR



I2C ADDR 7' H4C


TITLE		
TEMP SENSOR, SERIAL, ID		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	18

NV I D I A  
CONFIDENTIAL

Thu Jul 23 14:36:59 2015

RISE TIME ON 3.3V RAIL MUST BE > 0.5MS

30A3> 22D2< 18D2< 17D2< 15D1< 14D1< 13D1< 10D2< 9A2< +3.3V\_LPO




LINK 10 = OFF  
 LINK 100 = SOLID ORANGE  
 LINK 1000 = SOLID GREEN  
 LINK ACT = BLINK YELLOW

TITLE			
PEX GIGE LAN/PHY			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	19	


NVIDIA  
 CONFIDENTIAL


Thu Jul 23 14:36:59 2015



Thu Jul 23 14:37:00 2015

NVI DIA  
CONFIDENTIAL

TITLE			
AUDIO CODEC			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	20	



25B7< 24A2< 23A2< 22D2< 22C7< 22B6< 20D2< 18D2< 10D2< 8D1< **IN** +1.8V\_VDDIO

TITLE		
AUDIO CONNECTORS		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	21

NVIDIA  
CONFIDENTIAL

Thu Jul 23 14:37:00 2015

D

D

C


C

B

B

A


A



### I2C LEVEL TRANSLATOR

STUFF THIS DEBUG CONN  
OR JTAG & DSUB, NOT BOTH

RESET SUPERVISOR ALLOWS EXTERNAL ARM JTAG DEBUGGER TO DETECT POWER CYCLE  
DEPOPULATE SUPERVISOR FOR PRODUCTION VERSIONS?




TITLE		JTAG CONN; I2C TRANSLATER	
DOC NUMBER	602-7R375-0000-D00	REV	4.04
PAGE	22		



NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:37:00 2015

# EMMC 4.51









# SPI BOOT ROM



TITLE			
EMMC, SPI ROM			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	23	

NVIDIA  
CONFIDENTIAL

Thu Jul 23 14:37:00 2015



TITLE		
SWITCHES & STRAPS		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	24

NVIDIA CONFIDENTIAL

Thu Jul 23 14:37:01 2015



D

C

B

A



D

C

B

A

FRONT PANEL



Thu Jul 23 17:09:29 2015

NVI DIA  
CONFIDENTIAL

TITLE		
SD CONN & FRONT PANEL HDR		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	25

D

C

B


A

D

C


B

A



LVDS TO EDP MUX	
LVDS	EDP
CH0	CH2
CH1	CH1
CH2	CH0
CH3	-
CH4	CH3


NOTES:  
LVDS / EDP MODULES MAY USE +3.3V\_RUN  
OR +3.3V\_RUN GATED BY EN\_AVDD\_LCD (PMI C GPI04)







TITLE		
EXP: TOUCH/DI SP & GENERAL		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	26

NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:37:01 2015




750-0147-000 FOR 12V BRICK  
030-0364-000 FOR AC POWER CORD



TITLE		
DC IN		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	27

NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:37:02 2015



**CAD NOTE:**  
 PLACE DCDC INPUT AND OUTPUT CAPS  
 SO THAT THEIR GNDS HAVE A COMMON SHAPE  
 WITH THE LS FET GND

LAYOUT NOTE:  
 PLACE DCDC INPUT AND OUTPUT CAPS  
 SO THAT THEIR GNDS HAVE A COMMON SHAPE  
 WITH THE LS FET GND

$$RGV [KOHM] = 200 \times I_{OUT(MAX)} \times V_{OUT} / I_{OCL(PEAK \times VDROOPMV)}$$

TITLE			
+3.3V VR			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	28	

NVI DIA  
 CONFIDENTIAL

Thu Jul 23 14:37:02 2015

+5V\_SYS

30D1< 29C1> 27A2< 26A2< 25D2> 20D2< 17D2< 16D2< 15B7< 13D1< 31D5< [TN] +5V\_SYS

$$I_{OCL(PEAK)} = VO_{CL} * (1/DCR) * (R_X + R_C) / R_C$$

VO<sub>CL</sub> ~ 60mV


$$I_{OCL(PEAK)} \sim 9.8A$$

$$C_X * (R_X * R_C / (R_X + R_C)) = L_X / DCR$$


LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE LS FET GND

35D8< 34D8< 31D2> 28C4< 27D2> 27C7< 26D3< 16A3< [TN] +VDD\_MUX



CAD NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE LS FET GND



U5C1  
U\_SWREG\_TPS51220



FLOAT EN PIN TO TURN ON



$$I_{OCL(PEAK)} = VO_{CL} * (1/DCR) * (R_X + R_C) / R_C$$


VO<sub>CL</sub> ~ 60mV

$$I_{OCL(PEAK)} \sim 7.0A, I_{OCL(AVG)} = 6.2A$$

$$C_X * (R_X * R_C / (R_X + R_C)) = L_X / DCR$$


LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE LS FET GND

$$R_{GV}[KOHM] = 200 * I_{OUT(MAX)} * I_{OUTMAX} * V_{OUT} / I_{OCL(PEAK * VDROOPMV)}$$



6TPE330MAP  
I<sub>RMS</sub> = 2.4A  
ESR = 25MOHM

33B7< 34D2< 29D2< 30D1< 20D2< 25D2< 13D1< 15B7< 16D2< 17D2< 26A2< 27A2< 31D5< 32D4< 35D2>



TITLE		
+5V VR		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	29

NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:37:02 2015

D

C

B

A



D

C

B

A


DE-POP WHEN INSTALLED IN CHASSIS



"ENABLE AFTER RTC RAIL IS UP"

TEGRA +3.3V SEQUENCING  
"ENABLE AFTER RTC RAIL IS UP"


FOR RAILS OFF IN LPO  
BASED ON PM359




TEGRA +1.8V VDDIO SEQUENCING

+1.8V VDDIO GATING  
FOR RAILS OFF IN LPO


+3.3V VDD GATING  
FOR RAILS ON IN LPO



TITLE			
LOAD SWITCHES			
DOC NUMBER		REV	PAGE
602-7R375-0000-D00		4.04	30

NVIDIA  
CONFIDENTIAL

Thu Jul 23 14:37:02 2015




PMU\_REGEN3 AND PMU\_REGEN1 MUST BE AT 1.8V LEVELS FOR SEQUENCE/DI SCHARING

LAYOUT NOTE: GNDSENSE NEEDS TO HAVE A QUIET CONNECTION TO GND

TITLE		
PMIC: LOGIC AND GPIOs		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	31

Thu Jul 23 17:08:43 2015

NVIDIA  
CONFIDENTIAL




TITLE		
PMI C: CNTL, INT SW, LDOS		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	32

NVI DIA  
CONFIDENTIAL

Thu Jul 23 14:37:03 2015






TITLE		
PMI C: DCDC		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	33

NV I D I A  
C O N F I D E N T I A L

Thu Jul 23 14:37:03 2015




LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE AS37P018 GND PINS

IF REMOVING PMIC BLOCKS  
CTRL2 SD6 MUST ALWAYS BE USED!  
IE, REMOVE THE OTHER BLOCK FIRST

LAYOUT NOTE:  
PLACE DCDC INPUT AND OUTPUT CAPS  
SO THAT THEIR GNDS HAVE A COMMON SHAPE  
WITH THE AS37P018 GND PINS



TITLE PMIC: TK1 GPU AND CORE		
DATE Thu Jul 23 14: 37: 03 2015		
DOC NUMBER 602-7R375-0000-D00	REV 4.04	PAGE 34



TITLE VDD_CPU VR		
DATE Thu Jul 23 17:11:40 2015		
DOC NUMBER 602-7R375-0000-D00	REV 4.04	PAGE 35

# REVISION HISTORY

## REVISION 1.00

### BOM REVISION D

- RELEASED FAB A

## REVISION 1.01

### BOM REVISION E

- RELEASED FAB A
- UPDATE I2C MAP (P3)
- STUFF USB\_VBUS\_EN(0:1) PULLUPS (P17)
- STUFF USB0\_VBUS\_RESISTOR TO 3.3V (P9)
- UPDATE EOL\_HDMI\_CONN (P13)
- CHANGE R5C10 TO 5 MOHM FOR COST SAVINGS (P27)
- CHANGE R3E5 -> 100K OHM; SATA POWER DIVIDER (P16)
- CHANGE DFF\_CLEAR (P31)
- CHANGE PMIC TO OTP TYPE 9 (P31-33)
- EMPTY C4B2, EXCESS BYPASS FOR 3.3V SD CARD (P30)
- CHANGE SLEW\_RATE\_CAP\_C9D1 TO 3.3NF (P30)
- EMPTY 3.3V RESISTORS ON GEN2\_I2C, STUFF 1.8V (P10)
- EMPTY R2D6 & R2D8, ADD R2D7 FOR LAN ISOLATEB (P19)
- BYPASS & EMPTY\_LOAD\_SWITCH\_U2C1 (P30)

## REVISION 2.00

### BOM REVISION B

- CHANGE RC ON DFF W/ CLOCK OPTIONS (P28,31)
- WIRE GPIO\_PK2 TO EXPANSION HDR (P10, P26)
- WIRE +5V\_SYS TO R2A5 (P25)
- RESIZE 0\_OHM BYPASS RESISTORS TO 0402 (P30)
- CHANGE GEN2\_I2C PULLUPS TO +3.3V\_LPO (P10)
- RESIZE FAN RESISTORS (P27)
- REWIRE ISOLATEB ON LAN (P19)
- DIRECT WIRE VDD\_GPIO\_LV TO +1.8V\_VDDIO (P31)
- REPLACE POWER\_FETS ON 3.3V\_SWITCHER (P28)
- REPLACE SD\_CARD\_SWITCH (P30)
- EMPTY USB\_ESD\_PROTECTION (P17)
- EMPTY SD\_ESD\_PROTECTION (P25)
- ADD BLEED RESISTORS ON DC INPUT (P27)
- SIMPLIFY FEEDBACK, DROP BLEED RESISTORS (P11)
- TUNE +5V\_SYS & +3V3\_SYS FOR 3.3UH INDUCTORS (P27-29)
- ADD DEBUG\_CONNECTOR (P22)
- ADD TEMP\_SENSOR\_BUFFERING\_OPTIONS (P18)
- RELEASED FAB B

## REVISION 3.00

### BOM REVISION A

- MODIFY EXPANSION HEADER (P11, P26)
- STUFF FRONT\_PANEL\_HEADER (P25)
- CHANGE AUDIO HEADER TO LIME/PINK (P21)
- RELEASED FAB C

## REVISION 4.00

- REWIRE ONKEY TO KB\_COLO\_FET (P24)
- REMOVE LED\_DIODE (P25)
- UART4\_INPUTS\_STUFFING\_OPTIONS (P24)
- ADD EMI\_CAP (P21)
- ADD EMI\_CAP\_ON\_VDD\_MUX (P29)
- REPLACE EOL\_SNUBBERS (P24)
- ADD PMU\_REGEN3\_OPTION\_FOR\_LAN (P21)
- RELEASED FAB D

## REVISION 4.01

- COSMETIC COMMENT CLEANUP (MULTIPLE PAGES)
- REPLACE Q4E2 (P24)
- RELEASE BOM B FAB D

## REVISION 4.02

- ADJUST SEQUENCE ON SD5 (P2)
- ADD FRONT\_PANEL\_NOTE - YELLOW\_STDBY\_LED (P25)
- REPLACE Q9A1, Q9A2 - AVAILABILITY (P9)
- REPLACE J1A1 - AVAILABILITY (P25)
- RELEASE BOM E FAB D


## REVISION 4.03

- ADDED NOTE OF DDR3L PIN MUXING TABLES (P4, 5)  
THAT KB\_ROW16 IS NOT A TRUE PWM (P4, 5, 8, AND 27)
- UPDATE TK1 SYMBOL

## REVISION 4.04

- UPDATE TK1\_SYMBOL\_AVDD\_OSC, VDDIO\_SYS, VDDIO\_BB, VDDIO\_SDMMC1&4, VDDIO\_AUDIO, VDDIO\_UART, VDDIO\_CAM AND VDDIO\_GMI TO SUPPORT T.8V ONLY, VDDIO\_DDR T.35V SUPPORT ONLY

NVIDIA  
CONFIDENTIAL

TITLE		
REVISION HISTORY 		
DOC NUMBER	REV	PAGE
602-7R375-0000-D00	4.04	36

Thu Jul 23 14:37:04 2015

Title: Basenet Report  
 Design: beaver\_t124\_fabd  
 Date: Jul 23 17:18:06 2015

Base nets and synonyms for  
 beaver\_t124\_lib.BEAVER\_T124\_FABD(@beaver\_t124\_lib.beaver\_t124\_fabd(sch\_1))

Base Signal Locati on([Zone][di r])

+1. 2V\_GEN\_AVDD 9C1< 9D8< 14D1< 26B4< 32C4>  
 +1. 2V\_RUN\_CAM\_FRONT 26B4< 32C4>  
 +1. 05V\_LAN\_REGOUT 19B3  
 +1. 05V\_LAN\_REGOUT\_L 19C4  
 +1. 05V\_LPO\_VDD\_RTC 8C3< 32B5>  
 +1. 05V\_RUN 9D1< 9D2< 14C1< 14C8< 14D2< 19B8< 33A2>  
 +1. 05V\_RUN\_AVDD 5D2< 9C2< 9C4< 14C1< 14C7< 32D5>  
 +1. 05V\_RUN\_AVDD\_HDMI 9C3  
 \_PLL\_AP  
 +1. 05V\_RUN\_AVDD\_HDMI 9D5  
 \_PLL\_AP\_GATE  
 +1. 05V\_RUN\_AVDD\_PEX\_ 14C3  
 PLL\_AP\_F  
 +1. 05V\_RUN\_AVDD\_SATA 14C7  
 \_PLL\_F  
 +1. 05V\_RUN\_CAM\_REAR 26B7< 32C4>  
 +1. 6V\_LPO 31B1< 31C2> 33D8<  
 +1. 8V\_LPO\_AVDD\_OSC\_A 8A4  
 P\_F  
 +1. 8V\_RUN\_AVDD\_PLL\_U 9A5  
 TMI P\_AP\_F  
 +1. 8V\_RUN\_CAM 9B8< 26B4< 32C5>  
 +1. 8V\_RUN\_VPP\_FUSE 8A3< 32A4>  
 +1. 8V\_RUN\_VPP\_FUSE\_R 32A5  
 +1. 8V\_VDDI O 8D1< 10D2< 18D2< 20D2< 21D2< 22B6< 22C7< 22D2< 23A2< 24A2< 25B7< 26A2< 32D4< 33A2>  
 +1. 8V\_VDDI O\_LPO\_OFF 9A2< 30A6>  
 +1. 35V\_LPO 5A8< 5B3< 6A8< 7A8< 32B8< 32D8< 33B2>  
 +1. 35V\_LPO\_VDDI O\_DDR 5B3  
 \_MCLK\_AP  
 +2. 5V\_AON\_RTC 24A8< 24B8< 31B7> 31C6< 31C8<  
 +2. 8V\_RUN\_CAM 26B7< 32B4>  
 +2. 8V\_RUN\_CAM\_AF 26B4< 32A5>  
 +2V\_STBY 27C4> 28B7< 29B7<  
 +3. 3V\_342 22D7  
 +3. 3V\_AON 27A8< 27B4> 27B8< 28C8<  
 +3. 3V\_AVDD\_HDMI\_AP\_G 9D5  
 ATED  
 +3. 3V\_LPO 9A3 10B2 10D3 13B5 13C5 13C5 14A2  
 14D2 14D6 17B7 17D7 18C6 19A2 19D6  
 9A2< 10D2< 13D1< 14D1< 15D1< 17D2<  
 18D2< 19D2< 22D2< 30A3>  
 9A3 10B2 10D3 13B5 13C5 13C5 14A2

14D2 14D6 17B7 17D7 18C6 19A2 19D6  
 9A2< 10D2< 13D1< 14D1< 15D1< 17D2<  
 18D2< 19D2< 22D2< 30A3>  
 +3. 3V\_LPO 9A3 10B2 10D3 13B5 13C5 13C5 14A2  
 14D2 14D6 17B7 17D7 18C6 19A2 19D6  
 9A2< 10D2< 13D1< 14D1< 15D1< 17D2<  
 18D2< 19D2< 22D2< 30A3>  
 9A3 10B2 10D3 13B5 13C5 13C5 14A2  
 14D2 14D6 17B7 17D7 18C6 19A2 19D6  
 9A2< 10D2< 13D1< 14D1< 15D1< 17D2<  
 18D2< 19D2< 22D2< 30A3>  
 +3. 3V\_RUN 9A2< 18D2< 22D8< 23A2< 25D2> 26D6<  
 30C5> 30D1< 32D3< 9B3 9D2 18B4 23D4  
 25D4 30D5 32A7 32C7  
 9A2< 18D2< 22D8< 23A2< 25D2> 26D6<  
 30C5> 30D1< 32D3< 9B3 9D2 18B4 23D4  
 25D4 30D5 32A7 32C7  
 +3. 3V\_RUN 9A2< 18D2< 22D8< 23A2< 25D2> 26D6<  
 30C5> 30D1< 32D3< 9B3 9D2 18B4 23D4  
 25D4 30D5 32A7 32C7  
 9A2< 18D2< 22D8< 23A2< 25D2> 26D6<  
 30C5> 30D1< 32D3< 9B3 9D2 18B4 23D4  
 25D4 30D5 32A7 32C7  
 +3. 3V\_RUN\_TOUCH 26D6< 32B5>  
 +3. 3V\_SD\_CARD 25B7< 30B1>  
 +3. 3V\_SYS 22D2< 26D6< 28C1> 28D2< 30D1< 32B8<  
 +5V\_HDMI 13A5  
 +5V\_HDMI\_CON 13A4  
 +5V\_SATA 16C2  
 +5V\_STBY 27A7< 27B4> 28C8<  
 +5V\_SYS 13D1< 15B7< 16D2< 17D2< 20D2< 25D2>  
 26A2< 27A2< 29C1> 29D2< 30D1< 31D5<  
 32D4< 33B7< 34D2< 35D2>  
 +5V\_USB\_HS 17B5  
 +12V\_SATA 16B2  
 +AVDD\_LVDSO\_PLL\_AP\_F 9B4  
 +EMMC\_VDDI 23C4  
 +USBO\_VBUS\_SW 17C4  
 +VBACKUP 31B5  
 +VCAP\_SLUG03 30A5  
 +VDDI O\_SDMMC3 8A8< 8B8< 32C5>  
 +VDD\_1V5\_MPCI E 15B4  
 +VDD\_ACIN 27D5  
 +VDD\_CORE 11A1< 11D8< 32B8< 34A2>  
 +VDD\_CPU\_AP 11B1< 11C8< 35C2>  
 +VDD\_GPU\_AP 11B1< 11D4< 34D2>  
 +VDD\_MI C 20B4  
 +VDD\_MUX 31B5 16A3< 26D3< 27C7< 27D2> 28C4<  
 29C4< 31D2> 34D8< 35D8<  
 31B5 16A3< 26D3< 27C7< 27D2> 28C4<  
 29C4< 31D2> 34D8< 35D8<  
 +VDD\_MUX 31B5 16A3< 26D3< 27C7< 27D2> 28C4<  
 29C4< 31D2> 34D8< 35D8<  
 31B5 16A3< 26D3< 27C7< 27D2> 28C4<  
 29C4< 31D2> 34D8< 35D8<

+VDD\_MUX\_AS3720\_VBAT 31B5  
 1. 05V\_RUN\_AVDD\_HDMI \_ 9C3  
 PLL\_AP\_EN\_L  
 1. 05V\_RUN\_FB 33A4  
 1. 05V\_RUN\_LX 33A4  
 1. 8V\_LPO\_FB 33A4  
 1. 8V\_LPO\_LX 33A4  
 1. 35V\_LPO\_FB 33B4  
 1. 35V\_LPO\_LX 33B4  
 1P5V\_EN 15B5  
 3. 3V\_LPO\_CAP 30B7  
 3. 3V\_MAI N\_COMP 28A7  
 3. 3V\_MAI N\_COMP\_RC 28B7  
 3. 3V\_MAI N\_CS\_N 28B5  
 3. 3V\_MAI N\_CS\_P 28B5  
 3. 3V\_MAI N\_DRVH 28C5  
 3. 3V\_MAI N\_DRVH\_R 28C5  
 3. 3V\_MAI N\_DRV\_L 28C5  
 3. 3V\_MAI N\_I SO 28B2  
 3. 3V\_MAI N\_PGOOD\_R 28C7> 31A8<  
 3. 3V\_MAI N\_RST 28B7  
 3. 3V\_MAI N\_SNUB 28C4  
 3. 3V\_MAI N\_SW 28C5  
 3. 3V\_MAI N\_VBST 28C5  
 3. 3V\_MAI N\_VBST\_RC 28C5  
 3. 3V\_MAI N\_VFB 28B5  
 3. 3V\_RUN\_AVDD\_HDMI \_A 9D3  
 P\_EN\_L  
 5V\_MAI N\_COMP 29A7  
 5V\_MAI N\_COMP\_RC 29A7  
 5V\_MAI N\_CS\_N 29B5  
 5V\_MAI N\_CS\_P 29B5  
 5V\_MAI N\_DRVH 29C5  
 5V\_MAI N\_DRVH\_R 29C5  
 5V\_MAI N\_DRV\_L 29B5  
 5V\_MAI N\_I SO 29B2  
 5V\_MAI N\_PGOOD\_R 29C7  
 5V\_MAI N\_RST 29B7  
 5V\_MAI N\_SNUB 29B4  
 5V\_MAI N\_SW 29C5  
 5V\_MAI N\_VBST 29B5  
 5V\_MAI N\_VBST\_RC 29B5  
 5V\_MAI N\_VFB 29A5  
 AC\_OK\_AP\_L 10B4  
 AC\_OK\_CLK 31A7  
 AC\_OK\_CLR\_L 31A7  
 AC\_OK\_PMU\_L 31B5  
 AP\_FORCE\_RECOVERY\_L 10C3< 24D5>  
 AP\_OVERHEAT\_L 18A1> 31C8<

TITLE		?	
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	37	

NVI DIA  
 CONFIDENTIAL

<->




	8	7	6	5	4	3	2	1
D	AP_OVERHEAT_R_L	18A3		CAM2_GPI O	9B7<> 26B3<>		DDR1_CKE0	4A4> 7C4< 7C8<
	AP_OVRHT_G	18A3		CAM2_MCLK	9B7> 26B4<		DDR1_CKE1	4A4> 7C4< 7C8<
	AP_THERM1 STOR	31C2< 33C7<		CAM2_PWDN	9A7> 26B7<		DDR1_CLKN	4C1> 7C4< 7C8<
	AS3720_5V_VR_EN	27A8< 28B8< 29B8< 31B6>		CAM_FLASH	9A7> 26A7<		DDR1_CLKP	4C1> 7C4< 7C8<
	AS3720_CREF	31A4		CAM_I2C_SCL	9A8> 26B4<		DDR1_CLK_TERM	4C2
	AS3720_EN5V	31B5		CAM_I2C_SDA	9A8<> 26B7<>		DDR1_CS0_L	4B4> 7B4< 7B8<
	AS3720_RBI AS	31B5		CAM_RST_L	9B7> 26B4<		DDR1_CS1_L	4A4> 7B4< 7B8<
	AS3720_XI N32K	31B3		CAP_SLG_5V_SAT	16B3		DDR1_ODT0	4A4> 7B4< 7B8<
	AS3720_XOUT32K	31B3		CHGPUMP_N1	20B4		DDR1_ODT1	4B4> 7B4< 7B8<
	AS3722_CTRL1_SDO	33C3<> 35D7<>		CHGPUMP_N2	20B4		DDR_A0<5..3>	4B3> 4C3> 6D4< 6D8<
	AS3722_CTRL1_SD1	33B3<> 34A7<>		CHGPUMP_P1	20B4		DDR_A1<5..3>	4B3> 7D4< 7D8<
	AS3722_CTRL1_SD6	33C3<> 34C7<>		CHGPUMP_P2	20B4		DDR_A<15..0>	4C3> 6B4< 6B8< 6D4< 6D8< 7B4< 7B8< 7D4< 7D8<
	AS3722_CTRL2_SDO	33C3<> 35C7<>		CLK3_OUT	10C7> 26A4<		DDR_BA<2..0>	4C3> 6C4< 6C8< 7C4< 7C8<
	AS3722_CTRL2_SD1	33B3<> 34A7<>		CLK3_OUT_R	10C6		DDR_CAS_L	4B3> 6C4< 6C8< 7C4< 7C8<
	AS3722_CTRL2_SD6	33C3<> 34B7<>		CLK_32KHZ_PMU	8B3< 31B1>		DDR_COMP_PD	5A6
	AS3722_CTRL3_SDO	33C3<> 35B7<>		CLK_32KHZ_PMU_R	31B3		DDR_COMP_PU	5A6
	AS3722_CTRL4_SDO	33C3<> 35B7<>		CODEC_I RQ_L	10C3< 20B7>		DDR_DMO	4B7> 6C8<
	AS3722_CTRL5_SDO	33C3<> 35A7<>		CORE_PWR_REQ	8B2> 33C7<		DDR_DM1	4A7> 6C4<
	AS3722_CTRL6_SDO	33C3<> 35A7<>		CPU_OC_I NT	8B3< 31B7>		DDR_DM2	4B7> 6C8<
	C	AS3722_TEMP1_SDO	33C3< 35C7>		CPU_PWR_REQ	8B2> 33C7<		DDR_DM3
AS3722_TEMP1_SD6		33C3< 34C7>		CPVDD	20B4		DDR_DM4	5A7> 7C8<
AS3722_TEMP2_SDO		33C3< 35B7>		CPVEE	20B4		DDR_DM5	5A7> 7C4<
AS3722_TEMP2_SD6		33C3< 34B7>		CPVPP	20B4		DDR_DM6	5A7> 7C8<
AS3722_TEMP3_SDO		33C3< 35A7>		CSI_A_CLK_N	9D8> 26B7<		DDR_DM7	5A7> 7C4<
AS3722_TEMP_SD1		33B3< 34A7>		CSI_A_CLK_P	9C8> 26B7<		DDR_DQ<63..0>	4D8<> 5C7<> 6D1<> 6D4<> 7D1<> 7D5<>
AUD1_VREF1		20B4		CSI_A_DO_N	9D8< 26B7>		DDR_DQSON	4B7<> 6C8<
AUD1_VREF2		20B4		CSI_A_DO_P	9D8< 26B7>		DDR_DQSOP	4B7<> 6C8<
AUDI O_AVDD		20B4		CSI_A_D1_N	9D8< 26B7>		DDR_DQS1N	4A7<> 6C4<
AUDI O_DACREF		20B4		CSI_A_D1_P	9D8< 26B7>		DDR_DQS1P	4A7<> 6C4<
AUDI O_GND		20A1 20A1 20A2 20A2 20A3 20A3 20A3 20A3 20A6 20B2 20B2 20B2 20B3 20B3 20C3 20C3 21A4 21A5 21A5 21A5 21B4		CSI_B_DO_N	9C8< 26A7>		DDR_DQS2N	4B7<> 6C8<
		21B5 21C4		CSI_B_DO_P	9C8< 26B7>		DDR_DQS2P	4B7<> 6C8<
AUDI O_LDO_EN		8C3> 20B7<		CSI_B_D1_N	9C8< 26B7>		DDR_DQS3N	4B7<> 6C4<
AUD_DCVDD		20A4		CSI_B_D1_P	9C8< 26B7>		DDR_DQS3P	4B7<> 6C4<
BATT_TS		33D7		CSI_E_CLK_N	9C8> 26B4<		DDR_DQS4N	5A7<> 7C8<
BCLK2		20B6		CSI_E_CLK_P	9C8> 26B4<		DDR_DQS4P	5A7<> 7C8<
BD_I D_STRAPO		8D3< 24A3>		CSI_E_DO_N	9C8< 26B4>		DDR_DQS5N	5A7<> 7C4<
BD_I D_STRAP1		8C3< 24A3>		CSI_E_DO_P	9C8< 26B7>		DDR_DQS5P	5A7<> 7C4<
BD_I D_STRAP2		10A3< 24A3>		DACDAT2	20C6		DDR_DQS6N	5B7<> 7C8<
BD_I D_STRAP3		10A3< 24A3>		DAP2_DI N	10B7< 20C8>		DDR_DQS6P	5B7<> 7C8<
BOARD_I D_AO	18D5		DAP2_DI N_R	20C7		DDR_DQS7N	5A7<> 7C4<	
BOARD_I D_A1	18D5		DAP2_DOUT	10B7> 20C8<		DDR_DQS7P	5A7<> 7C4<	
BOARD_I D_A2	18D5		DAP2_FS	10A7> 20C8<>		DDR_RAS_L	4C3> 6C4< 6C8< 7C4< 7C8<	
BOARD_I D_WP	18D5		DAP2_SCLK	10A8> 20C8<>		DDR_RESET_L	4B3> 6B4< 6B8< 7B4< 7B8<	
A	BR_UART1_RXD	8C3< 22C7<> 26B7>		DAP2_SCLK_R	10A6		DDR_WE_L	4C3> 6C4< 6C8< 7C4< 7C8<
	BR_UART1_TXD	8C3> 22C7<> 26B4<		DAP_MCLK1	10B8> 20B7<		DDR_ZQ0_U27U1	6B7
	C1N	18C4		DAP_MCLK1_R	10B6		DDR_ZQ0_U27U2	6B3
	C1P	18C4		DDRO_CKE0	4B4> 6C4< 6C8<		DDR_ZQ0_U28U1	7B7
	C2N	18C4		DDRO_CKE1	4B4> 6C4< 6C8<		DDR_ZQ0_U28U2	7B3
	C2P	18C4		DDRO_CLKN	4D1> 6C4< 6C8<			
	CAM1_AF_PWDN	9A7> 26A7<		DDRO_CLKP	4D1> 6C4< 6C8<			
	CAM1_GPI O	9B7<> 26A7<>		DDRO_CLK_TERM	4C3			
	CAM1_MCLK	9A7> 26A7<		DDRO_CS0_L	4B4> 6B4< 6B8<			
	CAM1_PWDN	9A7> 26A7<		DDRO_CS1_L	4B4> 6B4< 6B8<			
			DDRO_ODT0	4A4> 6B4< 6B8<				
			DDRO_ODT1	4A4> 6B4< 6B8<				

<->

NVI DIA  
CONFIDENTIAL

TITLE	?		
DOC NUMBER	602-7R375-0000-D00	REV	PAGE
		4.04	38





DDR_ZQ1_U27U1	6B7
DDR_ZQ1_U27U2	6B3
DDR_ZQ1_U28U1	7B7
DDR_ZQ1_U28U2	7B3
DEBUGGER_RESET_L	22C7
DP_AUX_N	9B3<> 26D6<>
DP_AUX_P	9B3<> 26D6<>
DSI_CSI_RDN	9B7
DSI_CSI_RUP	9B7
DSR	18C2
DTR	18B2
DVFS_CLK	10A3> 33C7<
DVFS_CLK_ASM	33C6
DVFS_PWM	10A3<> 33C7<
DVFS_PWM_ASM	33C6
EDP_HPD	9B2< 26C6>
EN_AVDD_HDMI	9D2
EN_AVDD_HDMI_PLL	9C3
EN_AVDD_LCD	26D6< 31C2>
EN_RUN_VREG	30C7
EN_VDD_12V_DRAIN	16A2
EN_VDD_12V_GATE	16A3
EN_VDD_BL	8C7> 26D3<
EN_VDD_HDMI	9C1< 9D1< 10A7<> 13A8<
EN_VDD_SD	8C3> 30B4<
FAN_EN_DR	27C3
FAN_EN_GATE	27C3
FAN_EN_L	27D3
FAN_PWM	8C3> 27C4<
FB_1PV5	15B5
FORCE_RECOVERY_L	22C7< 24D5<> 26A3<>
FP_9	25D5
GEN1_I2C_SCL	10B8> 18A6< 18D3< 20B7< 22C4< 26A7< 26D3<
GEN1_I2C_SCL_3.3V	15C3< 22C1>
GEN1_I2C_SDA	10B8<> 18A6<> 18D3<> 20B7<> 22C4<> 26A3<> 26D3<>
GEN1_I2C_SDA_3.3V	15C3<> 22C1<>
GEN2_I2C_SCL_3.3V	10B1> 26D6<
GEN2_I2C_SDA_3.3V	10B1<> 26D6<>
GND	4C2 4C3 5A6 5B4 5B4 5C4 5C4 5D4 6A2 6A3 6A6 6A7 6A7 6A7 6A8 6A8 6B4 6B4 6B5 6B8 6B8 7A2 7A3 7A6 7A7 7A7 7A7 7A8 7A8 7B4 7B4 7B6 7B8 7B8 8A3 8A3 8A4 8A4 8A4 8A4 8A6 8A7 8A7 8A7 8B3 8B7 8B7 8B7 8C4 8C6 8C7 8D3 8D3 8D4 8D4 8D6 8D6 8D8 9A3 9A3 9A4 9A4 9A4 9A4 9A4 9A7 9A7 9A7 9B4 9B4 9B4 9B4 9B7 9B7 9B8 9C2 9C3 9C3 9C4 9D3 9D3 9D4 9D4 9D4 9D7 9D7 10B2 10B3 10B6 10B7 10D3 10D3 10D3 10D3 10D6 10D7 11A4 11A4 11A8 11A8 11B4 11B8 11B8 11C4 11C4 11C8 11D8 12A3 12A4 12A6 12A6 12A6 12A7 12B6 12B6 12B6 12B7 13A4 13A4 13A5 13A7 13A7 13B4

	13B4 13C3 13C4 13C5 13C6 13C7 13D4
	13D5 14A1 14A2 14C2 14C2 14C2 14C2
	14C3 14C3 14C3 14C3 14C6 14C6 14C6
	14C6 14C7 14D2 14D3 14D6 14D6 14D7
	15B4 15B4 15B4 15B5 15B5 15B5 15B6
	15B6 15C2 15C2 15C3 15C4 16A2 16A2
	16A3 16B1 16B2 16B2 16B2 16B3 16B4
	16C1 16C3 17A1 17A2 17A4 17A4 17A5
	17A6 17B2 17B2 17B3 17B3 17B5 17B5
	17B5 17B5 17B6 17B6 17B7 17B8 17C1
	17C3 17C5 17C6 17C6 17C6 17C7 17D3
	17D6 18A2 18A3 18A4 18A4 18B2 18B3
	18B4 18B5 18B6 18B6 18B7 18C3 18C4
	18C5 18C5 18C5 18C7 18D3 19A1 19A2
	19A2 19A3 19A5 19A6 19A6 19B3 19B3
	19B4 19B4 19B4 19B4 19B4 19B4 19B6
	19B6 19C3 19C4 19C4 19C4 19C4 19C4
	20A4 20A4 20A4 20A4 20A4 20A4 20A5
	20A6 20B7 20B7 20B7 21A3 21A6 21B5
	22A1 22A1 22A2 22A2 22A2 22A3 22A3
	22A4 22A5 22B5 22B6 22B7 22C2 22C3
	22C3 22C6 22C6 22D7 23A5 23B4 23C4
	23C4 23C4 23C4 23D4 23D4 24A4 24A4
	24A4 24A4 24A6 24A6 24A7 24A8 24A8
	24B4 24B7 24B7 24B8 24C4 24C7 24C7
	24C8 25A4 25A4 25A4 25A5 25A6 25C3
	25C4 25C5 25D5 25D6 26A5 26A5 26C5
	26C5 26C5 26C5 27A4 27A5 27A6 27B5
	27C2 27C3 27C5 27C6 27D3 27D3 27D3
	27D4 27D4 27D6 28B4 28B4 28B7 28C2
	28C2 29B2 29B4 29B4 29C3 30A4 30A4
	30A5 30A7 30A8 30B2 30B2 30B4 30B6
	30B6 30B7 30C5 31A2 31A4 31A5 31A5
	31A5 31A6 31A6 31A7 31B1 31B3 31B3
	31B5 31B5 31C3 31C4 31C4 31C5 31C6
	31C7 31D5 32A5 32A5 32A6 32A7 32A7
	32B1 32B2 32B5 32B5 32B5 32B5 32B6
	32B7 32B7 32B7 32C5 32C6 32C6 32C7
	32C7 32C7 33A3 33A3 33A4 33A6 33A6
	33B3 33B3 33B6 33B6 33B6 33C7 34A3
	34A4 34A5 34A5 34A6 34A7 34A7 34B3
	34B4 34B5 34B6 34B6 34C3 34C4 34C5
	34C5 34C6 34C7 34D5 34D6 34D7 35A4
	35A5 35A5 35A6 35A7 35A7 35B2 35B4
	35B5 35B6 35B7 35C4 35C5 35C5 35C6
	35C7 35D5 35D7 35D7
GPIO_PG3	10C3<> 24D1>
GPIO_PH7	9C1< 10C3<>
GPIO_PI0	10C3> 24C5>
GPIO_PK2	10B3> 26D3<
GPIO_PU0	10C6<> 26B3<>
GPIO_PU1	10C6<> 26B3<>
GPIO_PU2	10B6<> 26B3<>
GPIO_PU3	10B6<> 26A3<>
GPIO_PU4	10B6<> 26A3<>

GPIO_PU5	10B6<> 26A3<>
GPIO_PU6	10B6<> 26A3<>
GPIO_PV0	8C7
GPIO_PV1	8C7
GRN_PWRLED	25D4
HDLED_L	25D5
HDLED_PWR	25D5
HDMI_CEC	9C4<> 13C7<>
HDMI_CEC_A_PU	13B5
HDMI_CEC_CON	13C4
HDMI_CEC_L	13C5
HDMI_DDC_SCL	9C4> 13B7<
HDMI_DDC_SCL_CON	13B5
HDMI_DDC_SDA	9C4<> 13B7<>
HDMI_DDC_SDA_CON	13B5
HDMI_FAULT_L	13A6
HDMI_HPD	13D4
HDMI_ILIM	13A6
HDMI_INT	9C4< 13D5>
HDMI_RSET	9C5
HDMI_TXC_N	9C4> 13C8<
HDMI_TXC_P	9C4> 13C8<
HDMI_TXD_N<2..0>	9C3> 13D8<
HDMI_TXD_P<2..0>	9C3> 13D8<
HEADSET1RC_L	20C3
HEADSET1RC_R	20C3
HEADSET1R_L	20C4
HEADSET1R_R	20C4
HEADSET_MIC_C	20B7< 21C8>
HEAD_DET_JACK_L	21B4
HEAD_DET_L	20B7< 21B7>
HEAD_DET_T124_L	8C3< 21B7>
HP1_LT	20C2> 21A7<
HP1_LT_L	21A5
HP1_MIC_L	21C6
HP1_MIC_R	21C5
HP1_RT	20C2> 21A7<
HP1_RT_L	21A5
HP1_SENSE	20C4< 21A7>
HSIC1_DATA	9A8> 26B3<>
HSIC1_DATA_R	9A7
HSIC1_STROBE	9A8> 26B4<
HSIC1_STROBE_R	9A7
HSIC_REXT	9A7
IGPU_PWRGD	8C3< 31C2>
JD_MIC_L	20A7< 21C7>
JD_MIC_R_L	21C4
JD_MIC_T124_L	8D3< 21C7>
JTAG_PDO	22A2

TITLE	?		
DOC NUMBER	602-7R375-0000-D00	REV	PAGE
		4.04	39

NVIDIA  
CONFIDENTIAL


<->



JTAG\_PD1 22A2  
 JTAG\_RTCK 8A3< 22A4< 22C7>  
 JTAG\_SRST\_B\_L 22A2  
 JTAG\_SRST\_L 22A4  
 JTAG\_TCK 8A3< 22A4> 22C7>  
 JTAG\_TDI 8A3< 22A4> 22C7>  
 JTAG\_TDO 8A3> 22A4< 22C7<  
 JTAG\_TMS 8A3< 22A4> 22C7>  
 JTAG\_TRST\_L 8A3< 22C7<  
 KB\_COLO\_AP 8D3< 24A5>  
 KB\_COLO\_GATE 24A6  
 LAN\_CH\_GND 19A1  
 LAN\_I SOLATE 19B7  
 LAN\_I SOLATE\_L 19B6  
 LAN\_I SO\_BASE 19B7  
 LAN\_LEDO 19A4  
 LAN\_LEDO\_ACT\_L 19A3  
 LAN\_LED1 19A4  
 LAN\_LED2 19A4  
 LAN\_LED\_100 19A3  
 LAN\_LED\_1000 19A3  
 LAN\_MDI 0\_N 19B4  
 LAN\_MDI 0\_P 19B4  
 LAN\_MDI 1\_N 19A4  
 LAN\_MDI 1\_P 19A4  
 LAN\_MDI 2\_N 19A4  
 LAN\_MDI 2\_P 19A4  
 LAN\_MDI 3\_N 19A4  
 LAN\_MDI 3\_P 19A4  
 LAN\_RSET 19A4  
 LAN\_TRCT1 19B1  
 LCD\_BL\_EN 10C3> 26C6<  
 LCD\_BL\_PWM 10C3> 26C6<  
 LCD\_LR 10C3> 24D1>  
 LCD\_TE 8C3> 26C3<  
 LCD\_UD 10C3> 24D1>  
 LED\_5V\_RUN 30D5  
 LI D\_CLOSED\_L 8C4  
 LI D\_CLOSE\_PMU\_L 31B5  
 LRCK2 20B6  
 LVDS\_RSET 9B5  
 LVDS\_TXDO\_N 9B3> 26C3<  
 LVDS\_TXDO\_P 9B3> 26D3<  
 LVDS\_TXD1\_N 9B3> 26C6<  
 LVDS\_TXD1\_P 9B3> 26C6<  
 LVDS\_TXD2\_N 9B3> 26C6<  
 LVDS\_TXD2\_P 9B3> 26C6<  
 LVDS\_TXD3\_N 9B3> 26C3<  
 LVDS\_TXD3\_P 9B3> 26C3<  
 LVDS\_TXD4\_N 9B3> 26C3<  
 LVDS\_TXD4\_P 9B3> 26C3<  
 LV\_SATA\_EN 16B3  
 MI C1\_BIAS 20B2> 21C5<  
 MI C1\_BIAS\_R 20B4  
 MODEM\_SARO 10C3<> 24D1>

ONKEY\_L 24A6> 25D2> 26A3<> 31C6<  
 ONKEY\_PMU\_L 31B5  
 PCA9306\_VREF21 22C2  
 PEXO\_WAKE\_R\_L 19B6  
 PEX\_CLK1\_N 14B3> 15D7<  
 PEX\_CLK1\_P 14B3> 15D7<  
 PEX\_CLK2\_N 14A3> 19C7<  
 PEX\_CLK2\_P 14B3> 19C7<  
 PEX\_GI GE\_PRSNT\_L 8D7  
 PEX\_LO\_CLKREQ\_L 14A2< 15D7>  
 PEX\_LO\_RST\_L 14A3> 15C3<  
 PEX\_L1\_CLKREQ\_L 14A2< 19C7>  
 PEX\_L1\_RST\_L 14A3> 19C7<  
 PEX\_MI NI\_PRSNT\_L 8D7  
 PEX\_RX2\_C\_N 16A4< 19C7>  
 PEX\_RX2\_C\_P 16A4< 19C7>  
 PEX\_RX2\_N 14B3< 16A8>  
 PEX\_RX2\_P 14B3< 16A8>  
 PEX\_RX4\_N 14B3< 15C7>  
 PEX\_RX4\_P 14B3< 15C7>  
 PEX\_RX20\_N 16A7  
 PEX\_RX20\_P 16A7  
 PEX\_TERM P 14A3  
 PEX\_TX2\_C\_N 14B3> 16B8<  
 PEX\_TX2\_C\_P 14B3> 16B8<  
 PEX\_TX2\_N 16B4> 19C7<  
 PEX\_TX2\_P 16B4> 19C7<  
 PEX\_TX4\_N 14B3> 15C7<  
 PEX\_TX4\_P 14B3> 15C7<  
 PEX\_TX20\_C\_N 16B7  
 PEX\_TX20\_C\_P 16B7  
 PEX\_WAKE\_L 14A3< 15D7> 19B7>  
 PE\_TX4\_C\_N 15C6  
 PE\_TX4\_C\_P 15C6  
 PFO\_JTAG\_TRST\_L 22A6  
 PMU\_I NT\_L 8B3< 31B5>  
 PMU\_REGEN1 25C2< 30A5< 30B8< 31A8< 31C2> 32B3<  
 PMU\_REGEN1\_L 32B2  
 PMU\_REGEN3 19B8< 27C4< 30A8< 30C8< 31C2>  
 PMU\_RESET\_I N\_L 22C8< 24B6> 25C5> 26A3<> 31B2<  
 POWER\_FAN 27C2  
 POWER\_FAN\_SRC 27D2  
 PWRBTN\_R\_L 25D4  
 PWR\_I 2C\_SCL 8B2> 26A7< 31C6<  
 PWR\_I 2C\_SDA 8B2<> 26A3<> 31C6<>  
 RS232\_CTS 18B3  
 RS232\_RTS 18C3  
 RS232\_RXD\_L 18B3  
 RS232\_TXD\_L 18C3  
 RST\_SWR\_L 25D6  
 SATA\_LO\_RX\_N 14C7< 16D3<  
 SATA\_LO\_RX\_P 14C7< 16C3<  
 SATA\_LO\_TX\_N 14C7> 16D3<  
 SATA\_LO\_TX\_P 14C7> 16D3<  
 SATA\_LED 10B7> 25D7<

SATA\_PWR\_EN 16A3  
 SATA\_PWR\_EN\_T124 10B7> 16A5<  
 SATA\_RX\_N 16D2  
 SATA\_RX\_P 16C2  
 SATA\_TERM P 14C6  
 SATA\_TESTCLKN 14C7  
 SATA\_TESTCLKP 14C7  
 SATA\_TX\_N 16D2  
 SATA\_TX\_P 16D2  
 SDMMC1\_COMP\_PD 8B6  
 SDMMC1\_COMP\_PU 8B6  
 SDMMC2\_COMP\_PD 10B4  
 SDMMC2\_COMP\_PU 10B4  
 SDMMC3\_CD\_L 8A8< 25A7>  
 SDMMC3\_CLK 8B8> 25B7<  
 SDMMC3\_CLK\_LB\_I N 8A7  
 SDMMC3\_CLK\_LB\_OUT 8A7  
 SDMMC3\_CMD 8B8> 25B7<>  
 SDMMC3\_COMP\_PD 8A6  
 SDMMC3\_COMP\_PU 8A6  
 SDMMC3\_DAT<3..0> 8B8<> 25B7<>  
 SDMMC3\_WP\_L 8D3< 25A7>  
 SDMMC4\_CLK 8A7> 23D7<  
 SDMMC4\_CMD 8A7> 23D7<>  
 SDMMC4\_COMP\_PD 8A6  
 SDMMC4\_COMP\_PU 8A6  
 SDMMC4\_DAT<7..0> 8A8<> 23C7<>  
 SKI N\_TEMP 31A1> 31C2<  
 SNN\_1P5V\_POK 15B4  
 SNN\_ADCDAT2 20C6  
 SNN\_AS3720\_SDO 31C5  
 SNN\_AS3722\_CTRL7\_SDO 33C4  
 SNN\_AS3722\_CTRL8\_SDO 33C4  
 SNN\_AS3722\_TEMP4\_SDO 33C4  
 SNN\_CAMERA\_SHUTTER 8B7  
 SNN\_CLK3\_REQ 10C6  
 SNN\_COMPASS\_DRDY 10A4  
 SNN\_DAP3\_SCLK 8C7  
 SNN\_DCD 18C2  
 SNN\_DGPU\_3P3\_EN 8C7  
 SNN\_DGPU\_PWRGD 8C4  
 SNN\_DGPU\_VDD\_EN 8C7  
 SNN\_DI RECTDC\_CLK 14B6  
 SNN\_DI RECTDC\_I N 14B6  
 SNN\_DI RECTDC\_OUT0 14B6  
 SNN\_DI RECTDC\_OUT1 14B6  
 SNN\_DI RECTDC\_OUT2 14B6  
 SNN\_DI RECTDC\_OUT3 14B6  
 SNN\_DSI\_A\_CLK\_N 9C7

TITLE			
?		DOC NUMBER	REV
		602-7R375-0000-D00	4.04
		PAGE	40

NVI DIA  
 CONFIDENTIAL



D

C

B

A

D

C

B

A

SNN_DSI_A_CLK_P	9C7
SNN_DSI_A_DO_N	9C7
SNN_DSI_A_DO_P	9C7
SNN_DSI_A_D1_N	9C7
SNN_DSI_A_D1_P	9C7
SNN_DSI_A_D2_N	9C7
SNN_DSI_A_D2_P	9C7
SNN_DSI_A_D3_N	9C7
SNN_DSI_A_D3_P	9C7
SNN_DSI_B_CLK_N	9B7
SNN_DSI_B_CLK_P	9B7
SNN_DSI_B_DO_N	9B7
SNN_DSI_B_DO_P	9B7
SNN_DSI_B_D1_N	9B7
SNN_DSI_B_D1_P	9B7
SNN_DSI_B_D2_N	9B7
SNN_DSI_B_D2_P	9B7
SNN_DSI_B_D3_N	9B7
SNN_DSI_B_D3_P	9B7
SNN_EN_BAT_SMB	10A6
SNN_FAN_TACH	27C2
SNN_GPIO_PFF2	14A4
SNN_GPIO_PH3	10C4
SNN_GPIO_PI4	10B4
SNN_GPIO_PI5	10B4
SNN_GPIO_PI7	10B4
SNN_GPS_IRQ_L	10A4
SNN_GPU_PWR_REQ	8C4
SNN_HDMI_PROBE	9C5
SNN_HSI_C2_DATA	9A7
SNN_HSI_C2_STROBE	9A7
SNN_I1N3N	20B4
SNN_I1N3P	20B4
SNN_JACK_RING	27D6
SNN_KB_COL1	8D4
SNN_KB_COL2	8D4
SNN_KB_COL6	8D4
SNN_KB_COL7	8D4
SNN_KB_ROW8	8C4
SNN_KB_ROW11	8C4
SNN_KB_ROW12	8C4
SNN_LOUTL	20B6
SNN_LOUTR	20B6
SNN_LVDSO_PROBE	9B5
SNN_MPCI_E_3	15D6
SNN_MPCI_E_5	15D6
SNN_MPCI_E_8	15D4
SNN_MPCI_E_10	15D4
SNN_MPCI_E_12	15D4
SNN_MPCI_E_14	15D4
SNN_MPCI_E_16	15C4
SNN_MPCI_E_17	15C6
SNN_MPCI_E_19	15C6
SNN_MPCI_E_45	15C6
SNN_MPCI_E_47	15C6

SNN_MPCI_E_49	15C6
SNN_MPCI_E_51	15C6
SNN_NFC_IRQ_L	10A4
SNN_NFC_PROG	8C4
SNN_OWR	8B4
SNN_PEX_REFCLKN	14A4
SNN_PEX_REFCLKP	14A4
SNN_PEX_RX1_N	14B3
SNN_PEX_RX1_P	14B3
SNN_PEX_RX3_N	14B3
SNN_PEX_RX3_P	14B3
SNN_PEX_TX1_N	14B3
SNN_PEX_TX1_P	14B3
SNN_PEX_TX3_N	14B4
SNN_PEX_TX3_P	14B4
SNN_PG_OC_L	10B4
SNN_PM_I2C_SCL_3.3V	22C7
SNN_PM_I2C_SDA_3.3V	22C7
SNN_RI	18B2
SNN_SDMMC1_CLK	8B7
SNN_SDMMC1_CMD	8B7
SNN_SDMMC1_DAT<3..0>	8B7
SNN_SDMMC3_CLMP	25A7
SNN_SPKL_N	20C4
SNN_SPKL_P	20C4
SNN_SPKR_N	20C4
SNN_SPKR_P	20C4
SNN_SYS_CLK_REQ	8C4
SNN_TV5_USB_VBUS0	17C2
SNN_U27U1_Z1	6B7
SNN_U27U1_Z2	6B7
SNN_U27U1_Z3	6B7
SNN_U27U1_Z4	6B7
SNN_U27U2_Z1	6B3
SNN_U27U2_Z2	6B3
SNN_U27U2_Z3	6B3
SNN_U27U2_Z4	6B3
SNN_U28U1_Z1	7B7
SNN_U28U1_Z2	7B7
SNN_U28U1_Z3	7B7
SNN_U28U1_Z4	7B7
SNN_U28U2_Z1	7B3
SNN_U28U2_Z2	7B3
SNN_U28U2_Z3	7B3
SNN_U28U2_Z4	7B3
SNN_UART3_CTS_L	10C7
SNN_UART3_RTS_L	10C7
SNN_UART3_RXD	10C7
SNN_UART3_TXD	10C7
SNN_ULPI_DATA4	8D7
SNN_ULPI_DATA5	8D7
SNN_ULPI_DATA6	8C7
SNN_ULPI_DATA7	8C7
SNN_WF_RST_L	8B6
SPI4_CS0_L	10B3> 23B7<

SPI4_CS3_L	10C3> 24B2>
SPI4_MISO	10C3< 23A7> 24B2>
SPI4_MOSI	10C3> 23A4< 24B2>
SPI4_SCK	10C3> 23A4< 24B2>
SPI_HOLD_L	23A4
SPI_ROM_WP_L	23A6
SYS_RESET_L	8B3< 22A5< 23D7< 31B2>
TEMP_ALERT_L	10B3< 18A3>
TEMP_THERM_PMU	31B5
TEST_MODE_EN	8A4
THERMD_N	8B3< 18A7>
THERMD_P	8B3< 18A7<
THERMD_R_N	18A6
THERMD_R_P	18A6
TPS51220A_FUNC	27B7
TPS51220A_REG_EN	27A6
TPS51220A_RF	27B6
TPS51220A_TRIP	27A7
TPS_SKI_PSEL	28C7> 29C8<
TP_ALS_IRQ_L	10A4
TP_AP_WP_L	8C4
TP_CLK_32K_WIFI	31C3
TP_CSI_DSI_TEST_OUT	9B7
TP_DAP1_DI_N	10B7
TP_DAP1_FS	10B7
TP_DAP1_SCLK	10B7
TP_DAP4_DI_N	10C7
TP_DAP4_DOUT	10C7
TP_DAP4_FS	10C7
TP_DAP4_SCLK	10C7
TP_DMIC_CLK	20B6
TP_DMIC_DATA	20A6
TP_GPIO_PH5	10C4
TP_GPIO_PH6	10C4
TP_GPIO_PI2	10B3
TP_GPIO_PK0	10B4
TP_GPIO_PK3	10B4
TP_KBC_IRQ_L	10C4
TP_KBL_PWM	10C4
TP_PEX_TESTCLK_N	14A4
TP_PEX_TESTCLK_P	14A4
TP_RESET_OUT_L	8B4
TP_TOUCH_IRQ_L	10A4
TP_ULPI_DATA1	8D7
TP_ULPI_DATA2	8D7
TP_USB_VBUS_EN2	14A4
TS_CLK	8B8> 26D6<
TS_RESET_L	10B3> 26D3<
TS_SHDN_L	10B3> 26D3<

<->


NVIDIA CONFIDENTIAL	TITLE	REV	PAGE
	?		
	DOC NUMBER		
	602-7R375-0000-D00	4.04	41

TS_SPI_CS_L	8C7> 26D6>
TS_SPI_MISO	8C7< 26D3<
TS_SPI_MOSI	8C7> 26D3>
TS_SPI_SCK	8C7> 26D6>
UART2_CTS_L	10C7< 26A4>
UART2_RTS_L	10C7> 26A7<
UART2_RXD	10C7< 26A4>
UART2_TXD	10C7> 26A7<
UART4_CTS_3V3_L	18B5
UART4_CTS_L	10C3< 18B8> 22D7<
UART4_CTS_R_L	18B7
UART4_RTS_3V3_L	18C5
UART4_RTS_L	10B3> 18C7< 22D7> 24D5>
UART4_RXD	10C3< 18B8> 22D7<
UART4_RXD_3V3	18B5
UART4_RXD_R	18B7
UART4_TXD	10B3> 18C7< 22D7> 24C5>
UART4_TXD_3V3	18C5
USBODL_N	17C3
USBODL_P	17C3
USBOD_N	9A4<> 17C5<
USBOD_P	9A4<> 17C5<
USBO_ID	9A4< 17B1>
USBO_ID_AP_R	17B2
USBO_ID_C	17C3
USBO_ID_GATE_L	17B3
USBO_ID_PMU	17B1> 33D7<
USBO_ID_PWR	17D5
USBO_VBUS	9A4
USB1D_N	9A4<> 15C3<>
USB1D_P	9A4<> 15C3<>
USB2DL_N	17B5
USB2DL_P	17B5
USB2D_N	9A4<> 17B7<>
USB2D_P	9A4<> 17B7<>
USBSS_RXOR_N	16B4< 17A7>
USBSS_RXOR_P	16B4< 17A7>
USBSS_RXO_N	14C3< 16B8>
USBSS_RXO_P	14C3< 16B8>
USBSS_TXOC_N	16C4> 17A7<
USBSS_TXOC_P	16C4> 17A7<
USBSS_TXO_N	14C3> 16C8<
USBSS_TXO_P	14C3> 16C8<
USB_REXT	9A5
USB_VBUS_EN0	9A4<> 17C8<
USB_VBUS_EN1	9A4<> 17B8<
VDD_AC_SNUB	27D5
VDD_CORE_BOOST0	34A5
VDD_CORE_BOOST1	34A5
VDD_CORE_LX0	34A5
VDD_CORE_LX1	34A5
VDD_CORE_SENSE_N	11A2> 33B3<
VDD_CORE_SENSE_P	11A2> 33B3<
VDD_CPU_BOOST1	35D5
VDD_CPU_BOOST2	35D5

VDD_CPU_BOOST3	35B5
VDD_CPU_BOOST4	35B5
VDD_CPU_BOOST5	35A5
VDD_CPU_BOOST6	35A5
VDD_CPU_LX1	35D5
VDD_CPU_LX2	35C5
VDD_CPU_LX3	35B5
VDD_CPU_LX4	35B5
VDD_CPU_LX5	35A5
VDD_CPU_LX6	35A5
VDD_CPU_SENSE_N	11A2> 33C3<
VDD_CPU_SENSE_P	11B2> 33C3<
VDD_GPU_BOOST0	34D5
VDD_GPU_BOOST1	34D5
VDD_GPU_BOOST2	34B5
VDD_GPU_BOOST3	34B5
VDD_GPU_LX0	34D5
VDD_GPU_LX1	34C5
VDD_GPU_LX2	34B5
VDD_GPU_LX3	34B5
VDD_GPU_SENSE_N	11B2> 33C3<
VDD_GPU_SENSE_P	11B2> 33C3<
VN	18C3
VP	18C3
VREF_DDRO	6B5> 6B8<
VREF_DDR1	7B4> 7B8<
VVDD_CORE_PROBE	11A5
VVDD_CPU_PROBE	11A5
VVDD_GPU_PROBE	11B5
WF_DI_SABLE	15C2
WF_EN	10A3> 15C1<
WLAN_L	15C4
WLAN_LED	15C3
WPAN_L	15C4
WWAN_L	15C4
W_DI_SABLE_L	15C2
W_DI_SABLE_R_L	15C4
XTAL_IN	8A4
XTAL_LAN_N	19A6
XTAL_LAN_P	19A6
XTAL_OUT	8A4
YLW_STBYLED	25D4
YLW_STBYLED_L	25C4
Y_JTAG_TRST_L	22A5

<->

NVIDIA  
CONFIDENTIAL


TITLE			
?			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	42	

Title: Cref Part Report  
 Design: beaver\_t124\_fabd  
 Date: Jul 23 17:18:06 2015

C1A1	CAP_0402_R	[18C5]
C1A2	CAP_0402_R	[18C5]
C1A3	CAP_0402_R	[18C3]
C1A4	CAP_0402_R	[18C3]
C1B1	CAP_0402_R	[13A4]
C1B2	CAP_0402_R	[13A4]
C1B3	CAP_0402_R	[13B4]
C1C1	CAPP_B2_R	[17B5]
C1C2	CAP_0402_R	[19B1]
C1D1	CAP_0402_R	[19A6]
C1D2	CAP_0402_R	[19C4]
C1D3	CAP_0603_R	[19C3]
C1D4	CAP_0402_R	[19C4]
C1D5	CAP_0603_R	[19C4]
C1D6	CAP_0402_R	[22C3]
C1D7	CAP_0402_R	[19A2]
C1D8	CAP_0402_R	[22C2]
C1D9	CAP_0402_R	[21A5]
C1E1	CAP_0402_R	[21C6]
C1E2	CAP_0402_R	[21B4]
C1E3	CAP_0402_R	[21A5]
C1E4	CAP_0402_R	[21A5]
C1E5	CAP_0603_R	[20B2]
C1E6	CAP_1206_R	[17C6]
C1E7	CAP_0805_R	[17C6]
C1E8	CAP_0603_R	[20B1]
C1E9	CAP_0402_R	[20B1]
C1E10	CAP_0603_R	[20A4]
C1E11	CAP_0603_R	[20B3]
C1E12	CAP_0402_R	[17B3]
C1E13	CAP_0603_R	[20B2]
C1E14	CAP_0402_R	[20B2]
C1E15	CAP_0402_R	[20B3]
C1E16	CAP_0402_R	[20B4]
C1E17	CAP_0402_R	[20A3]
C1E18	CAP_0603_R	[20A3]
C1E19	CAP_0402_R	[20C3]
C1E20	CAP_0402_R	[20A3]
C1E21	CAP_0402_R	[20C3]
C2A1	CAP_0402_R	[34A5]
C2A2	CAP_0402_R	[34A5]
C2A3	CAP_1206_R	[34A6]
C2A4	CAP_1206_R	[34A5]
C2A5	CAP_0805_R	[34A4]
C2A6	CAP_0805_R	[34A4]
C2B1	CAP_0201_R	[9B3]
C2C1	CAP_0402_R	[9A3]
C2C2	CAP_0402_R	[30A8]
C2C3	CAP_0805_R	[17B5]
C2C4	CAP_0402_R	[16C7]

C2C5	CAP_0402_R	[16C7]
C2C6	CAP_0402_R	[18A4]
C2C7	CAP_0402_R	[18A6]
C2C8	CAP_0402_R	[30A4]
C2D1	CAP_0603_R	[19B3]
C2D2	CAP_0402_R	[19B3]
C2D3	CAP_0402_R	[19A6]
C2D4	CAP_0402_R	[19B4]
C2D5	CAP_0402_R	[19B4]
C2D6	CAP_0402_R	[19B4]
C2D7	CAP_0402_R	[16A6]
C2D8	CAP_0402_R	[16A6]
C2D9	CAP_0402_R	[16B6]
C2D10	CAP_0402_R	[16B6]
C2D11	CAP_0402_R	[17C5]
C2D12	CAP_0402_R	[15C6]
C2D13	CAP_0402_R	[15C6]
C3A1	CAP_0402_R	[23B4]
C3B1	CAP_0201_R	[6A8]
C3C1	CAP_0201_R	[7A8]
C3C2	CAP_0201_R	[7A7]
C3D1	CAP_0402_R	[34D5]
C3D2	CAP_0402_R	[34D6]
C3D3	CAP_0402_R	[34D5]
C3D4	CAP_1206_R	[34D6]
C3D5	CAP_1206_R	[34D5]
C3D6	CAP_1206_R	[34D4]
C3D7	CAP_1206_R	[34D3]
C3D8	CAP_1206_R	[34B4]
C3D9	CAP_1206_R	[34B3]
C3E1	CAP_1206_R	[34C5]
C3E2	CAP_1206_R	[34C7]
C3E3	CAP_0402_R	[34B5]
C3E4	CAP_0402_R	[34B6]
C3E5	CAP_0402_R	[34B5]
C3E6	CAP_0603_R	[16A3]
C3E7	CAP_0402_R	[16A2]
C3E8	CAP_0402_R	[16B2]
C3E9	CAP_0805_R	[16C3]
C3E10	CAP_0402_R	[16C2]
C3E11	CAP_0402_R	[16B3]
C4A1	CAP_0402_R	[22B1]
C4A2	CAP_0402_R	[22B6]
C4B1	CAP_0201_R	[6A7]
C4B2	CAP_0201_R	[6A6]
C4B3	CAP_0402_R	[6A8]
C4B4	CAP_0805_R	[30C4]
C4B5	CAP_0402_R	[30C3]
C4B6	CAP_0402_R	[30B2]

C4C1	CAP_0402_R	[7A7]
C4C2	CAP_0201_R	[7B4]
C4C3	CAP_0201_R	[7A6]
C4C4	CAP_0201_R	[7A6]
C4C5	CAP_0201_R	[7B4]
C4C6	CAP_0402_R	[7A8]
C4C7	CAP_0201_R	[7A6]
C4C8	CAP_0201_R	[7A6]
C4D1	CAP_0402_R	[23C4]
C4D2	CAP_0402_R	[23C4]
C4D3	CAP_0402_R	[23D4]
C4D4	CAP_0402_R	[23D4]
C4D5	CAP_0402_R	[23C4]
C4D6	CAP_1206_R	[35B4]
C4D7	CAP_1206_R	[35C4]
C4D8	CAP_1206_R	[35D5]
C4D9	CAP_1206_R	[35A5]
C4D10	CAP_1206_R	[35C3]
C4D11	CAP_1206_R	[35C3]
C4D12	CAP_0402_R	[35A5]
C4D13	CAP_0402_R	[35D5]
C4D14	CAP_0402_R	[35A7]
C4D15	CAP_0402_R	[35D7]
C4D16	CAP_0402_R	[35A5]
C4D17	CAP_0402_R	[35D5]
C4D18	CAP_1206_R	[35C2]
C4D19	CAP_1206_R	[35C3]
C4D20	CAP_1206_R	[35A7]
C4D21	CAP_1206_R	[35D7]
C4E1	CAP_0402_R	[31C7]
C4E2	CAP_1206_R	[35C7]
C4E3	CAP_1206_R	[35C5]
C4E4	CAP_0402_R	[35B5]
C4E5	CAP_0402_R	[35B7]
C4E6	CAP_0402_R	[35B5]
C4E7	CAP_0402_R	[24A7]
C5A1	CAP_0402_R	[22A4]
C5B1	CAP_0402_R	[29A7]
C5B2	CAP_0402_R	[27C5]
C5B3	CAP_0402_R	[28B7]
C5C1	CAP_0402_R	[28B3]
C5C2	CAP_0402_R	[29B3]
C5C3	CAP_0805_R	[27C6]
C5C4	CAP_1206_R	[29C4]
C5C5	CAP_1206_R	[29C3]
C5C6	CAP_1206_R	[28C3]
C5C7	CAP_1206_R	[28C3]
C5C8	CAP_0402_R	[29B4]
C5C9	CAPP_DPOS_R	[29B2]

TITLE			
?		DOC NUMBER	REV
		602-7R375-0000-D00	4.04
			PAGE
			43

NVI DI A  
CONFIDENTIAL

	8	7	6	5	4	3	2	1	
D	C5C10	CAPP_DPOS_R	[28C2]	C6D21	CAP_0402_R	[32A5]	C7E3	CAP_1206_R	[35A4]
	C5C11	CAP_1206_R	[27D5]	C6D22	CAP_0805_R	[33A3]	C7E4	CAP_1206_R	[35C5]
	C5D1	CAP_1206_R	[27D3]	C6D23	CAP_0603_R	[32C7]	C7E5	CAP_1206_R	[35C7]
	C5D2	CAP_0402_R	[30B6]	C6D24	CAP_0805_R	[33A6]	C8B1	CAP_0402_R	[22D7]
	C5D3	CAP_0402_R	[30B7]	C6E1	CAP_0402_R	[32C5]	C8B2	CAP_0402_R	[8A4]
	C5D4	CAP_1206_R	[27D3]	C6E2	CAP_0402_R	[32C5]	C8B3	CAP_0402_R	[8A4]
	C5D5	CAP_1206_R	[27D3]	C6E3	CAP_0402_R	[32C5]	C8B4	CAP_0402_R	[6A7]
	C5D6	CAP_0402_R	[31A7]	C6E4	CAP_0402_R	[32C7]	C8B5	CAP_0201_R	[6A6]
	C5D7	CAP_0402_R	[31A2]	C6E5	CAP_0805_R	[33A6]	C8B6	CAP_0201_R	[6A6]
	C5D8	CAP_0402_R	[31B5]	C6E6	CAP_0402_R	[32C7]	C8B7	CAP_0201_R	[8B7]
	C5D9	CAP_0603_R	[33B3]	C6E7	CAP_0402_R	[32C6]	C8B8	CAP_0402_R	[8B7]
	C5D10	CAP_0603_R	[33B3]	C6E8	CAP_0603_R	[33A3]	C8B9	CAP_0402_R	[8A4]
	C5D11	CAP_0805_R	[33B3]	C6E9	CAP_0603_R	[33A3]	C8B10	CAP_0201_R	[10D3]
	C5D12	CAP_0805_R	[33B3]	C7B1	CAP_0402_R	[25A4]	C8B11	CAP_0402_R	[14C6]
	C5D13	CAP_0402_R	[31A4]	C7B2	CAP_0603_R	[25A4]	C8B12	CAP_0402_R	[10D3]
	C5D14	CAP_0402_R	[31B5]	C7B3	CAP_0402_R	[22C7]	C8B13	CAP_0201_R	[14C6]
	C5D15	CAP_0805_R	[33A3]	C7B4	CAP_0201_R	[6B4]	C8B14	CAP_0402_R	[5C2]
	C5D16	CAP_0402_R	[31D5]	C7B5	CAP_0201_R	[6A8]	C8B15	CAP_0402_R	[8C7]
	C5D17	CAP_0402_R	[33A4]	C7B6	CAP_0201_R	[6A7]	C8B16	CAP_0402_R	[5C3]
	C	C5E1	CAP_0402_R	[24B7]	C7B7	CAP_0402_R	[6A8]	C8B17	CAP_0201_R
C6B1		CAP_0402_R	[29A7]	C7B8	CAP_0201_R	[6B8]	C8B18	CAP_0201_R	[10D6]
C6B2		CAP_0402_R	[28A7]	C7B9	CAP_0201_R	[6A6]	C8B19	CAP_0201_R	[5C4]
C6C1		CAP_0402_R	[29B4]	C7B10	CAP_0201_R	[6B4]	C8B20	CAP_0402_R	[8D4]
C6C2		CAP_0402_R	[28B7]	C7B11	CAP_0201_R	[6A6]	C8B21	CAP_0402_R	[5C2]
C6C3		CAP_0603_R	[27B5]	C7B12	CAP_0201_R	[6A6]	C8B22	CAP_0402_R	[9D4]
C6C4		CAP_0402_R	[27A6]	C7B13	CAP_0201_R	[6B8]	C8B23	CAP_0402_R	[10D6]
C6C5		CAP_0805_R	[27B5]	C7C1	CAP_0201_R	[7A6]	C8B24	CAP_0201_R	[8D4]
C6C6		CAP_0402_R	[28C2]	C7C2	CAP_0201_R	[7B8]	C8B25	CAP_0201_R	[8C6]
C6C7		CAP_0402_R	[28C5]	C7C3	CAP_0201_R	[6A6]	C8B26	CAP_0201_R	[9D4]
C6C8		CAP_0402_R	[29C3]	C7C4	CAP_0201_R	[7B8]	C8B27	CAP_0201_R	[8A4]
C6C9		CAP_0805_R	[29B3]	C7C5	CAP_0402_R	[6A7]	C8B28	CAP_0402_R	[5C2]
C6C10		CAP_0805_R	[28C3]	C7C6	CAP_0201_R	[6A6]	C8B29	CAP_0402_R	[11D7]
C6C11		CAP_0402_R	[28B4]	C7C7	CAP_0402_R	[7A8]	C8B30	CAP_0201_R	[5B4]
C6C12		CAP_0402_R	[29C3]	C7C8	CAP_0201_R	[7A6]	C8B31	CAP_0402_R	[5C2]
C6C13		CAP_0402_R	[28C2]	C7C9	CAP_0201_R	[7A6]	C8B32	CAP_0402_R	[11B8]
C6D1		CAP_0402_R	[31B1]	C7C10	CAP_0201_R	[7A7]	C8B33	CAP_0402_R	[11B8]
C6D2		CAP_0402_R	[31B3]	C7C11	CAP_0201_R	[7A8]	C8B34	CAP_0402_R	[11C4]
C6D3		CAP_0402_R	[31A6]	C7C12	CAP_0402_R	[7A7]	C8B35	CAP_0402_R	[11C4]
B		C6D4	CAPP_SMD_3225	[31B5]	C7D1	CAP_0805_R	[35B4]	C8C1	CAP_0201_R
	C6D5	CAP_0402_R	[31C4]	C7D2	CAP_0805_R	[35A4]	C8C2	CAP_0402_R	[11D7]
	C6D6	CAP_0402_R	[31D5]	C7D3	CAP_1206_R	[35D5]	C8C3	CAP_0402_R	[11D4]
	C6D7	CAP_0805_R	[33B6]	C7D4	CAP_1206_R	[35A5]	C8C4	CAP_0402_R	[11D4]
	C6D8	CAP_0805_R	[33B3]	C7D5	CAP_0805_R	[35C4]	C8C5	CAP_0402_R	[11A7]
	C6D9	CAP_0402_R	[32A7]	C7D6	CAP_0805_R	[35B4]	C8C6	CAP_0402_R	[11A7]
	C6D10	CAP_0402_R	[32B5]	C7D7	CAP_1206_R	[35D7]	C8C7	CAP_0402_R	[5D4]
	C6D11	CAP_0402_R	[32B7]	C7D8	CAP_1206_R	[35A7]	C8C8	CAP_0201_R	[5D4]
	C6D12	CAP_0402_R	[32B7]	C7D9	CAP_0402_R	[32C5]	C8C9	CAP_0201_R	[11D8]
	C6D13	CAP_0402_R	[32A6]	C7E1	CAP_0805_R	[35C4]	C8C10	CAP_0201_R	[5D4]
	C6D14	CAP_0603_R	[33B6]	C7E2	CAP_0805_R	[35A4]	C8C11	CAP_0402_R	[5D4]
	C6D15	CAP_0805_R	[33B6]						
	C6D16	CAP_0402_R	[32A5]						
	C6D17	CAP_0402_R	[32B7]						
	C6D18	CAP_0402_R	[32A7]						
	C6D19	CAP_0402_R	[32B6]						
	C6D20	CAP_0402_R	[32C6]						
	A								

<->

NVI DI A  
CONFIDENTIAL

TITLE	?		
DOC NUMBER	602-7R375-0000-D00	REV	4.04
PAGE			44



C8C12	CAP_0201_R	[4C2]
C8C13	CAP_0402_R	[11B8]
C8C14	CAP_0402_R	[11A8]
C8C15	CAP_0402_R	[11C4]
C8C16	CAP_0201_R	[4C4]
C8C17	CAP_0402_R	[11C4]
C8C18	CAP_0201_R	[5C4]
C8C19	CAP_0402_R	[11C8]
C8C20	CAP_0402_R	[5C4]
C8C21	CAP_0402_R	[11A8]
C8C22	CAP_0402_R	[11C5]
C8C23	CAP_0201_R	[11B7]
C8C24	CAP_0402_R	[11C8]
C8C25	CAP_0201_R	[11B8]
C8C26	CAP_0201_R	[11B7]
C8C27	CAP_0201_R	[11D4]
C8C28	CAP_0402_R	[5C3]
C8C29	CAP_0201_R	[11B7]
C8C30	CAP_0201_R	[11D5]
C8C31	CAP_0201_R	[5C4]
C8C32	CAP_0201_R	[11B8]
C8C33	CAP_0201_R	[8D4]
C8C34	CAP_0201_R	[11B7]
C8C35	CAP_0201_R	[11B7]
C8C36	CAP_0402_R	[5C3]
C8C37	CAP_0201_R	[11B8]
C8C38	CAP_0402_R	[5C3]
C8C39	CAP_0201_R	[11B7]
C8C40	CAP_0201_R	[11B7]
C8C41	CAP_0201_R	[10B6]
C8C42	CAP_0402_R	[11A7]
C8C43	CAP_0402_R	[10B6]
C8C44	CAP_0201_R	[8A6]
C8C45	CAP_0402_R	[8A7]
C8C46	CAP_0201_R	[7A6]
C8C47	CAP_0402_R	[8D4]
C8C48	CAP_0201_R	[14C3]
C8C49	CAP_0402_R	[14C3]
C8C50	CAP_0805_R	[11A8]
C8D1	CAP_1206_R	[34D7]
C8D2	CAP_1206_R	[34D5]
C8D3	CAP_0805_R	[34C4]
C8D4	CAP_0805_R	[34D4]
C8D5	CAP_0805_R	[34B4]
C8D6	CAP_0805_R	[34B4]
C8D7	CAP_1206_R	[34C6]
C8D8	CAP_1206_R	[34C5]
C9A1	CAP_0402_R	[34A7]
C9A2	CAP_0402_R	[18D3]
C9A3	CAP_1206_R	[34A5]
C9A4	CAP_1206_R	[34A7]
C9A5	CAP_0805_R	[34A3]
C9A6	CAP_0805_R	[34A4]
C9B1	CAP_0201_R	[9C3]
C9B2	CAP_0201_R	[9D4]

C9B3	CAP_0402_R	[9D4]
C9B4	CAP_0201_R	[9B4]
C9B5	CAP_0402_R	[9C4]
C9B6	CAP_0402_R	[9B4]
C9B7	CAP_0201_R	[9B4]
C9B8	CAP_0402_R	[11C7]
C9B9	CAP_0402_R	[9C2]
C9B10	CAP_0201_R	[11D8]
C9B11	CAP_0402_R	[11C8]
C9B12	CAP_0402_R	[11C7]
C9B13	CAP_0201_R	[9B7]
C9B14	CAP_0402_R	[9B7]
C9B15	CAP_0402_R	[9A7]
C9B16	CAP_0402_R	[11C7]
C9B17	CAP_0402_R	[9D7]
C9B18	CAP_0402_R	[9A4]
C9B19	CAP_0201_R	[8C4]
C9B20	CAP_0201_R	[9A4]
C9B21	CAP_0201_R	[9D7]
C9B22	CAP_0201_R	[10D3]
C9B23	CAP_0402_R	[9A4]
C9B24	CAP_0402_R	[10D3]
C9C1	CAP_0201_R	[9A4]
C9C2	CAP_0201_R	[11D7]
C9C3	CAP_0201_R	[8D6]
C9C4	CAP_0201_R	[11D8]
C9C5	CAP_0201_R	[9A7]
C9C6	CAP_0402_R	[8D6]
C9C7	CAP_0201_R	[14D3]
C9C8	CAP_0402_R	[14D3]
C9C9	CAP_0201_R	[11D4]
C9C10	CAP_0201_R	[14C3]
C9C11	CAP_0402_R	[14C3]
C9C12	CAP_0402_R	[14C3]
C9C13	CAP_0201_R	[14C3]
C9C14	CAP_0201_R	[14C6]
C9C15	CAP_0402_R	[14D6]
C9C16	CAP_0402_R	[14A2]
C9C17	CAP_0402_R	[14D7]
C9C18	CAP_0201_R	[14D6]
C9C19	CAP_0402_R	[14C6]
C9C20	CAP_0201_R	[14C3]
C9C21	CAP_0402_R	[14C3]
C9C22	CAP_0402_R	[16A7]
C9C23	CAP_0402_R	[16A7]
C9C24	CAP_0402_R	[16B7]
C9C25	CAP_0402_R	[16B7]
C9D1	CAP_0402_R	[30A5]
C9D1A	CAP_0402_R	[21A5]


C9D2	CAP_0603_R	[19C4]
C9D3	CAP_0402_R	[19C4]
C9D4	CAP_0402_R	[16D2]
C9D5	CAP_0402_R	[16D2]
C9D6	CAP_0402_R	[16C2]
C9D7	CAP_0402_R	[16D2]
C9D8	CAP_0402_R	[17D7]
C9E1	CAP_0603_R	[15D3]
C9E2	CAP_0603_R	[15B4]
C9E3	CAP_0603_R	[15B6]
C9E4	CAP_0805_R	[15D4]
C9E5	CAP_0402_R	[15B6]
C10A1	CAP_0402_R	[18B3]
C10B1	CAP_0402_R	[18B5]
C10B2	CAP_0402_R	[18C5]
C10B3	CAP_0402_R	[18C7]
C10B4	CAP_0402_R	[18C7]
C10B5	CAP_0603_R	[13A7]
C10B6	CAP_0402_R	[13D4]
C10B7	CAP_0402_R	[13B4]
C10C1	CAP_0402_R	[17B7]
C10C2	CAP_0603_R	[17B8]
C10C3	CAP_0402_R	[17B6]
C10C4	CAP_0402_R	[17B5]
C10C5	CAP_0402_R	[17B5]
C10D1	CAP_0402_R	[19B4]
C10D2	CAP_0402_R	[19B4]
C10D3	CAP_0402_R	[19B4]
C10E1	CAP_0402_R	[20B2]
C10E2	CAP_0402_R	[20B2]
C10E3	CAP_0603_R	[20B3]
C10E4	CAP_0603_R	[20A4]
C10E5	CAP_0402_R	[20A5]
C10E6	CAP_0402_R	[20A4]
C10E7	CAP_0402_R	[20A4]
C10E8	CAP_0402_R	[20A4]
C10E9	CAP_0402_R	[20A4]
C10E10	CAP_0402_R	[20A3]
CR1B1	TVS_DUAL_DI FF_PAIR_SLP251 OP8_R	[13C5 13C4]
CR1C1	TVS_DUAL_DI FF_PAIR_SLP251 OP8_R	[13C6 13C6]
CR1E1	TVS_USB_XSOP7_R	[17C3]
CR1E2	LED_0603_R	[15C3]
CR2C1	TVS_USB_XSOP7_R	[17A4]
CR2C2	TVS_DUAL_DI FF_PAIR_SLP251 OP8_R	[17A5 17A6]
CR2D1	DI ODECC_S23_R	[17D6]
CR4E1	TVS_BI DI R2_SOD882_R	[24A8]

TITLE			
?			
NVI DI A CONFIDENTIAL		DOC NUMBER	REV
		602-7R375-0000-D00	4.04
			PAGE
			45



	8	7	6	5	4	3	2	1	
D	CR5E1	LED_0603_R	[30D5]	L6D1	I NDUCTOR_SMD_R	[33B4]	Q9A3	MOSFETNSOT23_S23_R	[9C3]
	CR5E2	TVS_BI DI R2_SOD882_R	[24C7]	L6E1	PWR_I NDUCTOR_SMDA_R	[33A4]	Q9A4	MOSFETNSOT23_S23_R	[9D3]
	CR5E3	TVS_BI DI R2_SOD882_R	[24B7]	L6E2	PWR_I NDUCTOR_SMDA_R	[33A4]	Q9D1	NPN_S363_R	[19B6 19B6]
	CR7B1	DI ODESER_QUAD_XSOP7_R	[25A5]	L7D1	I NDUCTOR_SMD_R	[35A5]	Q9D2	MOSFETN_SC70S_SC70S_R	[15C2]
	CR7B2	DI ODESER_QUAD_XSOP7_R	[25A6]	L7D2	I NDUCTOR_SMD_R	[35D5]	Q9D3	MOSFETN_SC70S_SC70S_R	[15C2]
	CR10C1	DI ODECC_S323_R	[13B5]	L7D3	I NDUCTOR_SMD_R	[35C5]	Q9E1	MOSFETNSOT23_S23_R	[17B2]
	HS3C1	HEATSI NK_50MMX67MM_ELLI PT I C_12V	[12C6]	L7D4	I NDUCTOR_SMD_R	[35A5]	Q9E2	MOSFETNSOT23_S23_R	[17B3]
	I S03A1	GNDI SO_4MI L	[8A7]	L7E1	I NDUCTOR_SMD_R	[35B5]	Q9E3	MOSFETNSOT23_S23_R	[17A2]
	I S05C1	GNDI SO_4MI L	[29B2]	L7E2	I NDUCTOR_SMD_R	[35B5]	Q10B1	MOSFETNSOT23_S23_R	[13C5]
	I S05C2	GNDI SO_4MI L	[28B2]	L8B1	I NDUCTOR_0402_R	[8A3]	R1A1	RES_0603_R	[25D4]
C	I S05D1	GNDI SO_4MI L	[33B4]	L8D1	I NDUCTOR_SMD_R	[34C4]	R1A2	RES_0603_R	[25D5]
	I S05D2	GNDI SO_4MI L	[33A3]	L8D2	I NDUCTOR_SMD_R	[34D4]	R1A3	RES_0603_R	[25D4]
	I S05E1	GNDI SO_4MI L	[33A3]	L8D3	I NDUCTOR_SMD_R	[34B4]	R1A4	RES_0402_R	[25C3]
	I S06C1	GNDI SO_10MI L	[27A5]	L8D4	I NDUCTOR_SMD_R	[34B4]	R1A5	RES_0402_R	[25D3]
	I S08C1	GNDI SO_10MI L	[5B1]	L9B1	I NDUCTOR_0402_R	[9B4]	R1A6	RES_0402_R	[25C6]
	I S010D1	GNDI SO_4MI L	[21A4]	L9B2	I NDUCTOR_0402_R	[9A4]	R1A7	RES_0603_R	[25D5]
	J1A1	HDR2X5KEY10_THR_R	[25D5]	L9C1	I NDUCTOR_0402_R	[14C2]	R1A8	RES_0402_R	[18C2]
	J1A2	SERI AL_DSUB_DSUB9_R	[18C1]	L9C2	I NDUCTOR_0402_R	[14D2]	R1B1	RES_0201_R	[24D7]
	J1C1	CON_HDMI_A_SMT_G_R	[13C3]	L9C3	I NDUCTOR_0402_R	[14C7]	R1B2	RES_0201_R	[24C7]
	J1C2	USBX1_V3_RA_FLAG_TH_R	[17B4]	L9C4	CHOKE_2012_R	[17B6 17B6]	R1B3	RES_0201_R	[24C7]
B	J1D1	RJ45_1X1GBIT_MAG_LED_RJ45 _2_R	[19A2]	L10B1	I NDUCTOR_0402_R	[13B6]	R1B4	RES_0201_R	[24D7]
	J1D2	AUDIO_JACK_2PORT_LIMEPI NK _THR_R	[21C4 21A4]	L10B2	I NDUCTOR_0402_R	[13B6]	R1B5	RES_0201_R	[24D6]
	J1E1	CON_USB_MI CRO_AB_TH_UAB_1 1P	[17C2]	L10B3	I NDUCTOR_0402_R	[13C4]	R1B6	RES_0201_R	[24C6]
	J2D1	SATA_THR_SHRD_R	[16D1]	L10E1	I NDUCTOR_0402_R	[20A6]	R1B7	RES_0402_R	[13A7]
	J2D2	MI NI_PCI_EXPRESS_SMT_HALF _STND_R	[15C5]	M1A1	BRD_MOUNT_BRDMNT2	[12B7]	R1B8	RES_0402_R	[13B6]
	J3A1	SKT2X25_THR_R	[26D5]	M1E1	BRD_MOUNT_BRDMNT2	[12A7]	R1B9	RES_0402_R	[13B6]
	J3A2	SKT3X25_THR_R	[26B5]	M2E1	PEM_SMT_R	[15D4]	R1B10	RES_0402_R	[18B7]
	J4A1	HDR2X10_THR_RA_SHR2	[22A1]	M3E1	PEM_SMT_R	[15C4]	R1B11	RES_0402_R	[18B7]
	J4A2	FAN1X4_4PIN_FAN_R	[27C2]	M5A1	BRD_MOUNT_BRDMNT2	[12A6]	R1C1	RES_0402_R	[13D4]
	J4E1	HDR1X1_THR	[24A8]	M5E1	BRD_MOUNT_BRDMNT2	[12B6]	R1C2	RES_0402_R	[17B7]
A	J4E2	SKT_PWR_I DE_THR_R	[16B1]	Q1A1	MOSFETN_SC70S_SC70S_R	[25C4]	R1D1	RES_0402_R	[19A4]
	J5B1	CON_SD_SM1_R	[25B3]	Q1A2	MOSFETN_SC70S_SC70S_R	[25D6]	R1D2	RES_0402_R	[19A1]
	J5C1	PWR_JACK_5P_THR_R	[27D6]	Q1A3	MOSFETN_SC70S_SC70S_R	[25C3]	R1D3	RES_0402_R	[22D2]
	J5E1	HDR1X1_THR	[24C8]	Q1E1	MOSFETN_SC70S_SC70S_R	[21B5]	R1D4	RES_0402_R	[22D2]
	J5E2	HDR1X1_THR	[24A8]	Q2D1	MOSFETN_SC70S_SC70S_R	[18A2]	R1D5	RES_0402_R	[22D2]
	J7B1	HDR_24_FPC_RA_SMT2_R	[22C6]	Q2D2	MOSFETN_SC70S_SC70S_R	[18A3]	R1D6	RES_0402_R	[21C5]
	L1B1	I NDUCTOR_0402_R	[13A4]	Q2D3	MOSFETN_SC70S_SC70S_R	[17C6]	R1D7	RES_0402_R	[21C5]
	L1D1	I NDUCTOR_0402_R	[21A5]	Q3E1	MOSFETN_SC70S_SC70S_R	[16A2]	R1D8	RES_0402_R	[21C5]
	L1D2	I NDUCTOR_0402_R	[21C6]	Q3E2	MOSFETP_DFN3X3_DFN3X3_R	[16A2]	R1D9	RES_0402_R	[21C4]
	L1E1	I NDUCTOR_0402_R	[21B6]	Q4A1	MOSFETN_SC70S_SC70S_R	[27C3]	R1E1	RES_0402_R	[21B4]
	L1E2	I NDUCTOR_0402_R	[21A5]	Q4A2	MOSFETPSOT23_S23_R	[27D2]	R1E2	RES_0402_R	[21B5]
	L1E3	CHOKE_2012_R	[17C4 17C4]	Q4E1	MOSFETNSOT23_S23_R	[24A6]	R1E3	RES_0402_R	[21B5]
	L1E4	I NDUCTOR_0402_R	[20B1]	Q4E2	MOSFETP_SC70S_SC70S_R	[24A6]	R1E4	RES_0402_R	[17D3]
	L1E5	I NDUCTOR_0402_R	[20A2]	Q5D1	MOSFETNSOT23_S23_R	[32B1]	R1E5	RES_0402_R	[20B1]
	L2A1	I NDUCTOR_SMD_R	[34A5]	Q5D2	MOSFETNSOT23_S23_R	[32B2]	R1E6	RES_0402_R	[20B3]
	L2A2	I NDUCTOR_SMD_R	[34A5]	Q6C1	MOSFETN_DFN_DUAL_DFN3X3	[29C4]	R1E7	RES_0402_R	[20C7]
	L2D1	I NDUCTOR_2016_R	[19C3]	Q6C2	MOSFETN_DFN_DUAL_DFN3X3	[28C4]	R1E8	RES_0402_R	[20B7]
	L2D2	I NDUCTOR_SMD_R	[19C3]	Q9A1	MOSFETPSOT23_S23_R	[9C3]	R1E9	RES_0402_R	[20C3]
	L5C1	I NDUCTOR_SMD_R	[29C3]	Q9A2	MOSFETPSOT23_S23_R	[9D3]	R1E10	RES_0402_R	[20C2]
	L5C2	I NDUCTOR_SMD_R	[28C3]						


<->

<b>NVI DIA CONFIDENTIAL</b>			
	TITLE	DOC NUMBER	REV
	?	602-7R375-0000-D00	4.04
		PAGE	46

	8	7	6	5	4	3	2	1	
D	R2A1	RES_0402_R	[18D6]	R3C5	RES_0201_R	[8C2]	R5C3	RES_0402_R	[28C6]
	R2A2	RES_0402_R	[18D5]	R3C6	RES_0201_R	[10B6]	R5C4	RES_0402_R	[27B6]
	R2A3	RES_0402_R	[18D5]	R3C7	RES_0402_R	[24A4]	R5C5	RES_0603_R	[29C5]
	R2A4	RES_0402_R	[9D3]	R3C8	RES_0402_R	[24A4]	R5C6	RES_0603_R	[28C5]
	R2A5	RES_0402_R	[9C3]	R3C9	RES_0402_R	[24A4]	R5C7	RES_0402_R	[29B5]
	R2A6	RES_0402_R	[9D2]	R3C10	RES_0402_R	[24A4]	R5C8	RES_0603_R	[27D4]
	R2A7	RES_0402_R	[9C2]	R3E1	RES_0402_R	[16A2]	R5C9	RES_0402_R	[27D4]
	R2A8	RES_0402_R	[9D3]	R3E2	RES_0402_R	[16A3]	R5C10	RES_0402_R	[27D4]
	R2A9	RES_0402_R	[9D2]	R3E3	RES_0402_R	[16A3]	R5C11	RES_1206_R	[27D4]
	R2A10	RES_0402_R	[9D2]	R3E4	RES_0402_R	[16A3]	R5D1	RES_0402_R	[30B7]
	R2A11	RES_0402_R	[9C2]	R3E5	RES_0402_R	[16B2]	R5D2	RES_0402_R	[30C6]
	R2A12	RES_0402_R	[9C2]	R3E6	RES_0402_R	[16B4]	R5D3	RES_0402_R	[31A7]
C	R2B1	RES_0201_R	[24B3]	R4A1	RES_0402_R	[22B2]	R5D4	RES_0201_R	[31A2]
	R2B2	RES_0201_R	[24B3]	R4A2	RES_0402_R	[22B2]	R5D5	RES_0402_R	[33C6]
	R2B3	RES_0201_R	[26C6]	R4A3	RES_0402_R	[22B2]	R5D6	RES_0402_R	[31B4]
	R2B4	RES_0201_R	[26C5]	R4A4	RES_0402_R	[22A2]	R5D7	RES_0402_R	[32A5]
	R2B5	RES_0201_R	[24D2]	R4A5	RES_0603_R	[27D2]	R5D8	RES_0402_R	[31B5]
	R2B6	RES_0201_R	[10B2]	R4A6	RES_0402_R	[31C3]	R5E1	RES_0201_R	[31C5]
	R2B7	RES_0201_R	[24D3]	R4A7	RES_0603_R	[27D2]	R5E2	RES_0402_R	[33C6]
	R2B8	RES_0201_R	[10B2]	R4A8	RES_0402_R	[27C3]	R5E3	RES_0402_R	[33C6]
	R2B9	RES_0402_R	[8C7]	R4A9	RES_0402_R	[27C3]	R5E4	RES_0402_R	[33D7]
	R2C1	RES_0402_R	[8C8]	R4A10	RES_0603_R	[27D2]	R5E5	RES_0402_R	[33D7]
	R2C2	RES_0402_R	[30A7]	R4A11	RES_0402_R	[27D3]	R5E6	RES_0402_R	[11B4]
	R2C3	RES_0402_R	[22A4]	R4A12	RES_0402_R	[27C3]	R5E7	RES_0402_R	[11B2]
B	R2C4	RES_0402_R	[14A3]	R4A13	RES_0402_R	[22A2]	R5E8	RES_0402_R	[11B2]
	R2C5	RES_0201_R	[16B7]	R4B1	RES_0201_R	[6B3]	R5E9	RES_0402_R	[11A4]
	R2C6	RES_0201_R	[16B7]	R4B2	RES_0201_R	[6B4]	R5E10	RES_0402_R	[30D5]
	R2C7	RES_0402_R	[24A4]	R4B3	RES_0402_R	[6B5]	R5E11	RES_0201_R	[24D7]
	R2C8	RES_0402_R	[24A4]	R4B4	RES_0402_R	[6B5]	R6B1	RES_0402_R	[25B4]
	R2C9	RES_0402_R	[24A4]	R4C1	RES_0402_R	[7B5]	R6B2	RES_0402_R	[25B5]
	R2C10	RES_0402_R	[24A4]	R4D1	RES_0201_R	[23D6]	R6B3	RES_0402_R	[27B7]
	R2D1	RES_0402_R	[18A2]	R4D2	RES_0402_R	[30C7]	R6B4	RES_0402_R	[27A7]
	R2D2	RES_0402_R	[18B3]	R4E1	RES_0402_R	[31C7]	R6B5	RES_0402_R	[29A7]
	R2D3	RES_0402_R	[18B3]	R4E2	RES_0402_R	[31C7]	R6B6	RES_0402_R	[29A1]
	R2D4	RES_0402_R	[19A3]	R4E3	RES_0402_R	[24A6]	R6B7	RES_0402_R	[27A7]
	R2D5	RES_0402_R	[19A3]	R4E4	RES_0402_R	[24A7]	R6B8	RES_0402_R	[28A2]
A	R2D6	RES_0402_R	[19A3]	R4E5	RES_0402_R	[24B7]	R6B9	RES_0402_R	[28B7]
	R2D7	RES_0402_R	[30A4]	R5A1	RES_0402_R	[22A2]	R6C1	RES_0402_R	[28B3]
	R2D8	RES_0402_R	[19B6]	R5A2	RES_0402_R	[22A2]	R6C2	RES_0402_R	[29B3]
	R2D9	RES_0402_R	[19C6]	R5A4	RES_0402_R	[22B3]	R6C3	RES_0805_R	[29B4]
	R2D10	RES_0402_R	[19C6]	R5B1	RES_0402_R	[27B7]	R6C4	RES_0402_R	[29B7]
	R2D11	RES_0402_R	[19B7]	R5B2	RES_0402_R	[27A7]	R6C5	RES_0402_R	[28B7]
	R3A1	RES_0402_R	[23B6]	R5B3	RES_0402_R	[29A1]	R6C6	RES_0402_R	[28C7]
	R3A2	RES_0402_R	[23B4]	R5B4	RES_0402_R	[29A6]	R6C7	RES_0402_R	[28C5]
	R3B1	RES_0201_R	[24B4]	R5B5	RES_0402_R	[27A7]	R6C8	RES_0402_R	[29B3]
	R3B2	RES_0201_R	[24B3]	R5B6	RES_0402_R	[28B6]	R6C9	RES_0402_R	[28C3]
	R3B3	RES_0402_R	[10B2]	R5B7	RES_0402_R	[28B2]	R6C10	RES_0402_R	[29B3]
	R3B4	RES_0201_R	[24D3]	R5C1	RES_0402_R	[28C7]	R6C11	RES_0402_R	[28C3]
R3B5	RES_0201_R	[24D3]	R5C2	RES_0402_R	[29C7]	R6C12	RES_0805_R	[28C4]	
R3B6	RES_0201_R	[8C3]							
R3B7	RES_0201_R	[8C3]							
R3C1	RES_0201_R	[5A6]							
R3C2	RES_0201_R	[5A6]							
R3C3	RES_0201_R	[8C3]							
R3C4	RES_0201_R	[10A6]							

<->


NVI DI A  
CONFIDENTIAL

TITLE			
?			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	47	

	8	7	6	5	4	3	2	1	
D	R6D1	RES_0603_R	[32C1]	R9B1	RES_0201_R	[24B3]	R10C1	RES_0402_R	[13B5]
	R6D2	RES_0402_R	[31B5]	R9B2	RES_0201_R	[24B3]	R10E1	RES_0402_R	[17A3]
	R6D3	RES_0402_R	[31A7]	R9B3	RES_0201_R	[24D2]	R10E2	RES_0402_R	[20B7]
	R6D4	RES_0402_R	[31A7]	R9B4	RES_0201_R	[10B2]	R10E3	RES_0402_R	[20B6]
	R6D5	RES_0402_R	[31B5]	R9B5	RES_0201_R	[24D3]	R10E4	RES_0402_R	[20C2]
	R6D6	RES_0402_R	[31A5]	R9B6	RES_0201_R	[10B1]	R10E5	RES_0402_R	[20C3]
	R6D7	RES_0402_R	[32C2]	R9B7	RES_0201_R	[9B4]	RT5D1	THERMI STOR_0402_R	[31A2]
	R6D8	RES_0402_R	[31C3]	R9B8	RES_0201_R	[9C4]	SW4E1	BUTTON_6P_THI CK_UNI V	[24A8]
	R6D9	RES_0402_R	[31B2]	R9B9	RES_0201_R	[9B8]	SW5E1	BUTTON_6P_THI CK_UNI V	[24B8]
	R6D10	RES_0402_R	[31B7]	R9B10	RES_0201_R	[9B8]	SW5E2	BUTTON_6P_THI CK_UNI V	[24C8]
C	R6D11	RES_0402_R	[31C5]	R9B11	RES_0201_R	[9B7]	T3B1	TEE_TEE	[4B7]
	R6D12	RES_0402_R	[31C5]	R9B12	RES_0402_R	[8D8]	T3B2	TEE_TEE	[4D7]
	R6E1	RES_0402_R	[33D6]	R9B13	RES_0201_R	[9B7]	T3B3	TEE_TEE	[4C7]
	R6E2	RES_0402_R	[11A4]	R9C1	RES_0402_R	[8D8]	T3B4	TEE_TEE	[4C7]
	R6E3	RES_0402_R	[11A2]	R9C2	RES_0201_R	[9A7]	T3B5	TEE_TEE	[4C7]
	R7A1	RES_0201_R	[24D6]	R9C3	RES_0201_R	[9A7]	T3B6	TEE_TEE	[4C7]
	R7B1	RES_0201_R	[6B7]	R9C4	RES_0201_R	[9A4]	T3B7	TEE_TEE	[4C7]
	R7B2	RES_0201_R	[6B8]	R9C5	RES_0201_R	[9A7]	T3B8	TEE_TEE	[4C7]
	R7C1	RES_0201_R	[7B7]	R9C6	RES_0402_R	[9A3]	T3B9	TEE_TEE	[4A7]
	R7C2	RES_0201_R	[7B7]	R9C7	RES_0201_R	[14A3]	T3B10	TEE_TEE	[4C7]
B	R7C3	RES_0201_R	[7B3]	R9C8	RES_0201_R	[14C6]	T3B11	TEE_TEE	[4B7]
	R7C4	RES_0201_R	[7B3]	R9C9	RES_0201_R	[14C8]	T3B12	TEE_TEE	[4D7]
	R7C5	RES_0402_R	[7B5]	R9C10	RES_0402_R	[18A6]	T3B13	TEE_TEE	[4B7]
	R8B1	RES_0201_R	[8A3]	R9C11	RES_0402_R	[18A6]	T3B14	TEE_TEE	[4B7]
	R8B2	RES_0201_R	[24B3]	R9D1	RES_0402_R	[18A4]	T3B15	TEE_TEE	[4C7]
	R8B3	RES_0201_R	[24B4]	R9D2	RES_0201_R	[16A6]	T3B16	TEE_TEE	[4C7]
	R8B4	RES_0402_R	[22C8]	R9D3	RES_0402_R	[19C5]	T3B17	TEE_TEE	[4C7]
	R8B5	RES_0402_R	[22D6]	R9D4	RES_0201_R	[16A6]	T3B18	TEE_TEE	[4C7]
	R8B6	RES_0402_R	[22D7]	R9D5	RES_0201_R	[16B6]	T3B19	TEE_TEE	[4B7]
	R8B7	RES_0402_R	[24D3]	R9D6	RES_0201_R	[16B6]	T3B20	TEE_TEE	[4B7]
A	R8B8	RES_0201_R	[8A4]	R9D7	RES_0402_R	[17C7]	T3B21	TEE_TEE	[4C7]
	R8B9	RES_0402_R	[24D3]	R9D8	RES_0402_R	[17C5]	T3B22	TEE_TEE	[4C7]
	R8B10	RES_0201_R	[10B8]	R9D9	RES_0402_R	[15D2]	T3B23	TEE_TEE	[4C7]
	R8B11	RES_0201_R	[10B7]	R9D10	RES_0402_R	[15C3]	T3B24	TEE_TEE	[4C7]
	R8B12	RES_0201_R	[10C6]	R9D11	RES_0402_R	[15C4]	T3B25	TEE_TEE	[4C7]
	R8B13	RES_0201_R	[8A7]	R9D12	RES_0402_R	[15C3]	T3B26	TEE_TEE	[4B7]
	R8B14	RES_0201_R	[8A3]	R9D13	RES_0402_R	[15C3]	T3B27	TEE_TEE	[4C7]
	R8B15	RES_0201_R	[8A6]	R9D14	RES_0402_R	[19B7]	T3B28	TEE_TEE	[4C7]
	R8B16	RES_0201_R	[10B3]	R9E1	RES_0402_R	[15B5]	T3B29	TEE_TEE	[4B7]
	R8B17	RES_0201_R	[10B3]	R9E2	RES_0402_R	[15B4]	T3B30	TEE_TEE	[4B7]
R8B18	RES_0201_R	[8B7]	R9E3	RES_0402_R	[15B4]	T3B31	TEE_TEE	[4C7]	
R8B19	RES_0201_R	[4C2]	R9E4	RES_0402_R	[15B6]	T3B32	TEE_TEE	[4B7]	
R8B20	RES_0201_R	[8A4]	R9E5	RES_0402_R	[17B3]	T3B33	TEE_TEE	[4B7]	
R8B21	RES_0201_R	[4C3]	R9E6	RES_0402_R	[17B2]	T3B34	TEE_TEE	[4C7]	
R8B22	RES_0201_R	[8B7]	R9E7	RES_0402_R	[17B1]	T3B35	TEE_TEE	[4B7]	
R8B23	RES_0201_R	[8A4]	R9E8	RES_0402_R	[17B2]	T3B36	TEE_TEE	[4C7]	
R8C1	RES_0201_R	[4C2]	R10B1	RES_0402_R	[13A5]	T3B37	TEE_TEE	[4B7]	
R8C2	RES_0201_R	[4C2]	R10B2	RES_0402_R	[13D4]	T3B38	TEE_TEE	[4B7]	
R8C3	RES_0201_R	[8B3]	R10B3	RES_0402_R	[13C5]	T3B39	TEE_TEE	[4A7]	
R8C4	RES_0201_R	[8A7]							
R8C5	RES_0201_R	[11B4]							
R8C6	RES_0201_R	[8A7]							
R8C7	RES_0201_R	[11A4]							
R8C8	RES_0201_R	[11A4]							
R9A1	RES_0402_R	[18D5]							

<->

NVI DI A  
CONFIDENTIAL

TITLE			
?			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	48	



	8	7	6	5	4	3	2	1																																																																																																																																														
D	T3B40 TEE_TEE [4A7]	T3B41 TEE_TEE [4B7]	T3B42 TEE_TEE [4A7]	T3B43 TEE_TEE [4B7]	T3B44 TEE_TEE [4B7]	T3C1 TEE_TEE [5C6]	T3C2 TEE_TEE [5C6]	T3C3 TEE_TEE [5B6]	T3C4 TEE_TEE [5B6]	T3C5 TEE_TEE [5B6]	T3C6 TEE_TEE [5B6]	T3C7 TEE_TEE [5C6]	T3C8 TEE_TEE [5C6]	T3C9 TEE_TEE [5C6]	T3C10 TEE_TEE [5A6]	T3C11 TEE_TEE [5C6]	T3C12 TEE_TEE [5C6]	T3C13 TEE_TEE [5C6]	T3C14 TEE_TEE [5B6]	T3C15 TEE_TEE [5A6]	T3C16 TEE_TEE [5A6]	T3C17 TEE_TEE [5B6]	T3C18 TEE_TEE [5A6]	T3C19 TEE_TEE [5B6]	T3C20 TEE_TEE [5B6]	T3C21 TEE_TEE [5B6]	T3C22 TEE_TEE [5C6]	T3C23 TEE_TEE [5B6]	T3C24 TEE_TEE [5A6]	T3C25 TEE_TEE [5C6]	T3C26 TEE_TEE [5C6]	T3C27 TEE_TEE [5A6]	T3C28 TEE_TEE [5B6]	T3C29 TEE_TEE [5C6]	T3C30 TEE_TEE [5A6]	T3C31 TEE_TEE [5B6]	T3C32 TEE_TEE [5A6]	T3C33 TEE_TEE [5B6]	T3C34 TEE_TEE [5B6]	T3C35 TEE_TEE [5C6]	T3C36 TEE_TEE [5C6]	T3C37 TEE_TEE [5B6]	T3C38 TEE_TEE [5B6]	T3C39 TEE_TEE [5B6]	T3C40 TEE_TEE [5A6]	T3C41 TEE_TEE [5B6]	T3C42 TEE_TEE [5A6]	T3C43 TEE_TEE [5B6]	T3C44 TEE_TEE [5B6]	T4B1 TEE_TEE [6D7]	T4B2 TEE_TEE [6D7]	T4B3 TEE_TEE [7D7]	T4B4 TEE_TEE [6C7]	T4B5 TEE_TEE [7C7]	T4B6 TEE_TEE [6D7]	T4B7 TEE_TEE [6D7]	T4B8 TEE_TEE [6C7]	T4B9 TEE_TEE [7B7]	T4B10 TEE_TEE [6D7]	T4B11 TEE_TEE [7C7]	T4B12 TEE_TEE [6D7]	T4B13 TEE_TEE [6D7]	T4B14 TEE_TEE [6B7]	T4B15 TEE_TEE [7D7]	T4B16 TEE_TEE [7C7]	T4B17 TEE_TEE [6B7]	T4B18 TEE_TEE [4D5]	T4B19 TEE_TEE [6D7]	T4B20 TEE_TEE [6C7]	T4B21 TEE_TEE [6D7]	T4B22 TEE_TEE [6D7]	T4B23 TEE_TEE [6C7]	T4B24 TEE_TEE [4D5]	T4B25 TEE_TEE [6C7]	T4B26 TEE_TEE [6D7]	T4B27 TEE_TEE [7C7]	T4B28 TEE_TEE [6B7]	T4B29 TEE_TEE [7D7]	T4B30 TEE_TEE [6B7]	T4B31 TEE_TEE [6B7]	T4B32 TEE_TEE [4C5]	T4B33 TEE_TEE [4C5]	T4C1 TEE_TEE [4C5]	T4C2 TEE_TEE [4C5]	T4C3 TEE_TEE [4B5]	T4C4 TEE_TEE [4B5]	T4C5 TEE_TEE [4C5]	T4C6 TEE_TEE [4C5]	T4C7 TEE_TEE [4C5]	T4C8 TEE_TEE [4C5]	T4C9 TEE_TEE [4B5]	T4C10 TEE_TEE [4C5]	T4C11 TEE_TEE [4B5]	T4C12 TEE_TEE [4C5]	T4C13 TEE_TEE [4C5]	T4C14 TEE_TEE [4C5]	T4C15 TEE_TEE [4B5]	T4C16 TEE_TEE [4B5]	T4C17 TEE_TEE [4B5]	T4C18 TEE_TEE [4C5]	T4C19 TEE_TEE [7D7]	T4C20 TEE_TEE [7C7]	T4C21 TEE_TEE [7D7]	T4C22 TEE_TEE [7D7]	T4C23 TEE_TEE [7D7]	T4C24 TEE_TEE [6B7]	T4C25 TEE_TEE [6D7]	T4C26 TEE_TEE [7C7]	T4C27 TEE_TEE [7D7]	T4C28 TEE_TEE [7D7]	T4C29 TEE_TEE [7C7]	T4C30 TEE_TEE [6C7]	T4C31 TEE_TEE [4C5]	T4C32 TEE_TEE [7D7]	T4C33 TEE_TEE [7B7]	T4C34 TEE_TEE [6C7]	T4C35 TEE_TEE [7C7]	T4C36 TEE_TEE [6C7]	T4C37 TEE_TEE [7B7]	T4C38 TEE_TEE [6D7]	T4C39 TEE_TEE [7D7]	T4C40 TEE_TEE [7D7]	T4C41 TEE_TEE [6D7]	T4C42 TEE_TEE [7C7]	T4C43 TEE_TEE [4C5]	T4C44 TEE_TEE [6C7]	T4C45 TEE_TEE [7D7]	T4C46 TEE_TEE [7B7]	T4C47 TEE_TEE [7B7]	T4C48 TEE_TEE [7D7]	T4C49 TEE_TEE [7B7]	U1B1 SERIAL_RS232_3V3_TSSOP16_ [18C4] R	U1B2 LEVEL_SHIFTER_2BIT_SSOP8_ [18C6] R	U1B3 LEVEL_SHIFTER_2BIT_SSOP8_ [18B6] R	U1B4 POWER_SW_SON7_R [13A6]	U1C1 POWER_SW_SON8_R [17B6]	U1D1 PCA9306_QFN8_R [22C3]	U1E1 ALC5639_QFN48 [20B5]	U2A1 EEPROM_2WI RE_8PIN_DFN08_R [18D4]	U2A2 AS3728_CSP [34A6]	U2C1 POWER_SW_BGA04_R [30A7]	U2C2 TEMP_SENSOR_DFN08 [18A5]	U2D1 SLG5NV1430V_TDFN-6_R [30A4]	U2D2 RTL8111GS_QFN-33_R [19B5]	U2D3 POWER_SW_SOT23_5B_R [17C7]	U3A1 EEPROM_SPI_8PIN_SOIC_R [23A5]	U3C1 T124MI D_PM375_BGA [4C6]	U3C1 T124MI D_PM375_BGA [5B5]	U3C1 T124MI D_PM375_BGA [8C5]	U3C1 T124MI D_PM375_BGA [9C5]
C																																																																																																																																																						
B																																																																																																																																																						
A																																																																																																																																																						
	8	7	6	5	4	3	2	1																																																																																																																																														

<->

NVI DIA  
CONFIDENTIAL

TITLE	?		
DOC NUMBER	602-7R375-0000-D00	REV	PAGE
		4.04	49



U3C1	T124MI D_PM375_BGA	[10B5]
U3C1	T124MI D_PM375_BGA	[11C6]
U3C1	T124MI D_PM375_BGA	[12B3]
U3C1	T124MI D_PM375_BGA	[14C5]
U3E1	SLG5NV1430V_TDFN-6_R	[16B2]
U4A1	RST_MON_SOT23_6PIN_R	[22A5]
U4A3	RST_MON_SOT23_3_R	[22B5]
U4B1	DDR3_X16_BGA100_2	[6C2]
U4B2	POWER_SW_BGA04_R	[30B3]
U4C1	DDR3_X16_BGA100_2	[7C6]
U5A1	BUFFER_5PIN_SC70_R	[22A3]
U5C1	U_SWREG_TPS51220_QFN32	[27B5]
U5C1	U_SWREG_TPS51220_QFN32	[28B6]
U5C1	U_SWREG_TPS51220_QFN32	[29B6]
U5D1	SLG5NV1430V_TDFN-6_R	[30C6]
U5D2	D_FLIP_FLOP_6PIN_SC70_6	[31A6]
U6D1	AS3722_BGA	[31B4]
U6D1	AS3722_BGA	[32C6]
U6D1	AS3722_BGA	[33B5]
U7B1	DDR3_X16_BGA100_2	[6C6]
U7C1	DDR3_X16_BGA100_2	[7C2]
U7D1	EMMC_BGA169_1	[23C5]
U7D2	AS3728_CSP	[35D6]
U7D3	AS3728_CSP	[35A6]
U7E1	AS3728_CSP	[35B6]
U8D1	AS3728_CSP	[34D6]
U8E1	AS3728_CSP	[34B6]
U9E1	APL5910_SOP8P_R	[15B5]
Y2C1	XTAL_HC49_R	[19A6]
Y6D1	XTAL_CER_2P_R	[31B2]
Y8B1	XTAL_SMD4P_R	[8A4]

D

D

C

C

B


B

A

A

<->

NVIDIA  
CONFIDENTIAL

TITLE			
?			
DOC NUMBER	REV	PAGE	
602-7R375-0000-D00	4.04	50	