




JETSON AGX XAVIER PLATFORM ADAPTATION AND BRING-UP GUIDE

DA_09237-001 | January 22, 2019

**Tegra Linux Driver Package for Jetson AGX
Xavier**



Document Change History

DA_09237-001

| Version | Date | Authors | Description of Change |
|---------|-------------|--------------|---------------------------------------------------------------------------------|
| v1.0 | 2 Nov 2018 | bbasu/jsachs | Initial release for Jetson AGX Xavier |
| v1.1 | 22 Jan 2019 | wwang/jsachs | Remove a section that describes TX2 and must be updated to describe AGX Xavier. |
| | | | |

Table of Contents

| | |
|-----------------------------------------------------|----------|
| Platform Adaptation and Bring-Up Guide | 4 |
| Board Configuration..... | 4 |
| Board Naming..... | 5 |
| Placeholders in the Porting Instructions..... | 5 |
| Camera Connector Pin Differences..... | 6 |
| Root Filesystem Configuration..... | 10 |
| MB1 Configuration Changes | 10 |
| Pinmux Changes..... | 10 |
| GPIO Changes | 11 |
| PMIC Changes | 12 |
| Porting the Linux Kernel..... | 12 |
| PCIe Controller Configuration..... | 14 |
| Tegra194 PCIe Controller Features | 14 |
| Flashing the Build Image..... | 15 |
| Hardware Bring-Up Checklist | 15 |
| Before Power-On | 16 |
| Initial Power-On | 16 |
| Initial Software Flashing | 16 |
| Power | 16 |
| Power Optimization | 16 |
| USB 2.0 PHY | 17 |
| USB 3.0 | 17 |
| HDMI | 17 |
| Audio | 18 |
| UART | 18 |
| SD Card (SDMMC1) | 18 |
| Sensors I2C: General | 18 |
| Sensors I2C: Touch Screen (Optional)..... | 19 |
| PEX (Optional) | 19 |
| SATA (Optional) | 19 |
| Embedded Display(s) (Optional)..... | 19 |
| Imager(s) (Optional) | 20 |
| Software Bring-Up Checklist | 20 |
| Preparation | 20 |
| Bring-up Hardware Validation..... | 20 |
| Boot Validation..... | 21 |
| Kernel and Peripherals, Port and Validation..... | 21 |
| System Power and Clocks | 21 |

Platform Adaptation and Bring-Up Guide

This document describes how to port the NVIDIA® Tegra® Linux Driver Package from NVIDIA® Jetson AGX Xavier™ Developer Kit to other hardware platforms.

The examples described include code for the Jetson AGX Xavier Developer Kit (P2972).

For information on customizing the configuration files, refer to the *Tegra Linux Driver Package Development Guide* “MB1 Platform Configuration” and “Configuring Pinmux, GPIO and PAD” topics.

Board Configuration

The Jetson AGX Xavier module consists of a P2888 System on Module (SOM) connected to a P2822 carrier board. The complete kit is named P2972 Jetson AGX Xavier Developer Kit. Both boards have an EEPROM where the board ID is saved. The P2888 SOM can be used without any software configuration modifications.

The P2888 SOM sold for incorporation into customer products has a Thermal Transfer Plate (TTP) ready to accept a customer-provided thermal solution. The module shipped as part of the Developer Kit has no TTP; instead it has a thermal solution designed specifically for the Developer Kit. This thermal solution must not be removed from the module.

Before replacing the P2822 carrier board, change the kernel device tree, MB1 configuration, ODM data, and flashing configuration to remove configuration for the P2822 board and add configuration for the user board. EEPROM ID for your custom board is not required.

Board Naming

To support your board in L4T, you must select a simple lower-case, alpha-numeric name for your board. The name can include dashes (-) or underscores (_) but cannot contain spaces. For example:

```
jetson-xavier
p2972-0000-devkit
myboard
```

The name you select appears in:

- Filenames and pathnames
- Linux kernel source code
- User-visible device tree filenames

Additionally, this name is exposed to the user through various Linux kernel `proc` files.

In this document, `<board>` represents your board name.

You must also select a similarly-constructed vendor name. The same character set rules apply, such as the following example:

```
nvidia
```

In this document, `<vendor>` represents your vendor name.

Note: Do not re-use and modify the existing NVIDIA Jetson AGX Xavier Developer Kit code without selecting and using your own board name. If you do not use your own board name it will not be obvious to Jetson AGX Xavier users whether the modified source code supports the original Jetson AGX Xavier Developer Kit board or your board.

Placeholders in the Porting Instructions

Placeholders are used throughout this document, substitute an appropriate value for each placeholder when executing commands.

- `<function>` is a functional module name, which may be `power-tree`, `pinmux`, `sdmmc-drv`, `keys`, `comm` (Wifi/BT), `camera`, etc.
- `<board>` is a name you have selected to represent your platform. For example, `P2972` is the name of the Jetson AGX Xavier Developer Kit. NVIDIA `<board>` names use lower case letters.

- `<version>` is a board version number, such as a00. Files for NVIDIA reference boards include a version number. Files for customer platforms are not required to include a version number.
- `<vendor>` is the name of your organization, or the name of the vendor for your board.
- `<root>` is the device that holds root file system for the platform. The supported value is `emmc`.

Camera Connector Pin Differences

This table describes camera connector pin differences between the Jetson AGX Xavier module and the earlier Jetson TX1 and Jetson TX2 modules.

In summary, the Jetson AGX Xavier module:

- Adds four additional CSI lanes and places CSI6 where CSI5 was. CSI5 moves to where UART and DMIC were
- Removes the 1.2V and 5V rails (or changes 5V to 3.3V)
- Removes UART, SPI, DMIC, and I2S
- Removes Flash, Auto-Focus, and Strobe Control
- Removes Motion Int and Modem to AP Ready

| Pin | TX1/TX2 | Xavier | Notes |
|-----|---------|--------|------------|
| 1 | CSI0 | CSI0 | Equivalent |
| 2 | CSI1 | CSI1 | Equivalent |
| 3 | CSI0 | CSI0 | Equivalent |
| 4 | CSI1 | CSI1 | Equivalent |
| 5 | GND | GND | Equivalent |
| 6 | GND | GND | Equivalent |
| 7 | CSI0 | CSI0 | Equivalent |
| 8 | CSI1 | CSI1 | Equivalent |
| 9 | CSI0 | CSI0 | Equivalent |
| 10 | CSI1 | CSI1 | Equivalent |
| 11 | GND | GND | Equivalent |
| 12 | GND | GND | Equivalent |
| 13 | CSI0 | CSI0 | Equivalent |
| 14 | CSI1 | CSI1 | Equivalent |
| 15 | CSI0 | CSI0 | Equivalent |
| 16 | CSI1 | CSI1 | Equivalent |
| 17 | GND | GND | Equivalent |
| 18 | GND | GND | Equivalent |

| Pin | TX1/TX2 | Xavier | Notes |
|-----|---------|--------|--------------------|
| 19 | CSI2 | CSI2 | Equivalent |
| 20 | CSI3 | CSI3 | Equivalent |
| 21 | CSI2 | CSI2 | Equivalent |
| 22 | CSI3 | CSI3 | Equivalent |
| 23 | GND | GND | Equivalent |
| 24 | GND | GND | Equivalent |
| 25 | CSI2 | CSI2 | Equivalent |
| 26 | CSI3 | CSI3 | Equivalent |
| 27 | CSI2 | CSI2 | Equivalent |
| 28 | CSI3 | CSI3 | Equivalent |
| 29 | GND | GND | Equivalent |
| 30 | GND | GND | Equivalent |
| 31 | CSI2 | CSI2 | Equivalent |
| 32 | CSI3 | CSI3 | Equivalent |
| 33 | CSI2 | CSI2 | Equivalent |
| 34 | CSI3 | CSI3 | Equivalent |
| 35 | GND | GND | Equivalent |
| 36 | GND | GND | Equivalent |
| 37 | CSI4 | CSI4 | Equivalent |
| 38 | CSI5 | CSI6 | Different CSI lane |
| 39 | CSI4 | CSI4 | Equivalent |
| 40 | CSI5 | CSI6 | Different CSI lane |
| 41 | GND | GND | Equivalent |
| 42 | GND | GND | Equivalent |
| 43 | CSI4 | CSI4 | Equivalent |
| 44 | CSI5 | CSI6 | Different CSI lane |
| 45 | CSI4 | CSI4 | Equivalent |
| 46 | CSI5 | CSI6 | Different CSI lane |
| 47 | GND | GND | Equivalent |
| 48 | GND | GND | Equivalent |
| 49 | CSI4 | CSI4 | Equivalent |
| 50 | CSI5 | CSI6 | Different CSI lane |
| 51 | CSI4 | CSI4 | Equivalent |
| 52 | CSI5 | CSI6 | Different CSI lane |
| 53 | GND | GND | Equivalent |

| Pin | TX1/TX2 | Xavier | Notes |
|-----|--------------------|-------------------|---------------------------|
| 54 | GND | GND | Equivalent |
| 55 | RSVD | RSVD | Equivalent |
| 56 | RSVD | RSVD | Equivalent |
| 57 | RSVD | RSVD | Equivalent |
| 58 | RSVD | RSVD | Equivalent |
| 59 | UART Present | CSI5 | CSI replaces UART Present |
| 60 | NC | CSI7 | CSI replaces SPI |
| 61 | UART | CSI5 | CSI replaces UART |
| 62 | SPI | CSI7 | CSI replaces SPI |
| 63 | UART | GND | CSI replaces UART |
| 64 | SPI | GND | CSI replaces SPI |
| 65 | UART | CSI5 | CSI replaces UART |
| 66 | SPI | CSI7 | CSI replaces SPI |
| 67 | UART | CSI5 | CSI replaces UART |
| 68 | SPI | CSI7 | CSI replaces SPI |
| 69 | GND | GND | Equivalent |
| 70 | GND | GND | Equivalent |
| 71 | DMIC | CSI5 | CSI replaces DMIS |
| 72 | I2S | CSI7 | CSI replaces I2S |
| 73 | DMIC | CSI5 | CSI replaces DMIS |
| 74 | I2S | CSI7 | CSI replaces I2S |
| 75 | CAM_I2C | I2C_GP3 (CAM_I2C) | Equivalent |
| 76 | I2S | NC | I2S removed |
| 77 | CAM_I2C | I2C_GP3 (CAM_I2C) | Equivalent |
| 78 | I2S | NC | I2S removed |
| 79 | GND | GND | Equivalent |
| 80 | GND | GND | Equivalent |
| 81 | 2.8V (AVDD_CAM) | 2.8V (AVDD_CAM) | Equivalent |
| 82 | 2.8V (AVDD_CAM) | 2.8V (AVDD_CAM) | Equivalent |
| 83 | 2.8V (AVDD_CAM) | 2.8V (AVDD_CAM) | Equivalent |
| 84 | 3.3V (VDD_3V3_SLP) | NC | Functionality removed |
| 85 | CAM_AF_PWDN | NC | Functionality removed |
| 86 | CAM_VSYNC | NC | Functionality removed |
| 87 | I2C_PM | I2C_GP2 | Equivalent |
| 88 | CAM1_MCLK | CAM1_MCLK03 | Equivalent |

| Pin | TX1/TX2 | Xavier | Notes |
|-----|------------------------|-------------------|------------------------|
| 89 | I2C_PM | I2C_GP2 | Equivalent |
| 90 | CAM1_PWDN1 | GPIO15_CAM1_PWDN | Equivalent |
| 91 | CAM0_MCLK | CAM0_MCLK02 | Equivalent |
| 92 | CAM1_RST_L | GPIO16_CAM1_RST | Equivalent |
| 93 | CAM0_PWDN | CAM0_PWDN | Equivalent |
| 94 | CAM2_MCLK | CAM2_MCLK04 | Equivalent |
| 95 | CAM0_RST_L | CAM0_RST | Equivalent |
| 96 | CAM2_PWDN | NC | CAM2 PWDN removed |
| 97 | FLASH_EN | NC | FLASH EN removed |
| 98 | CAM2_RST | NC | CAM2 RST removed |
| 99 | GND | GND | Equivalent |
| 100 | GND | GND | Equivalent |
| 101 | 1.2V (DVDD_CAM_IO_1V2) | RSVD | 1.2V removed |
| 102 | 1.8V (DVDD_CAM_IO_1V8) | 1.8V (VDD_1V8) | Equivalent |
| 103 | FLASH_INHIBIT | NC | Flash removed |
| 104 | TORCH_EN | NC | Torch removed |
| 105 | I2C_GP0 | I2C_GP4 | Equivalent |
| 106 | FLASH_STROBE | NC | Flash removed |
| 107 | I2C_GP0 | I2C_GP4 | Equivalent |
| 108 | 3.3V (VDD_3V3_SLP) | 3.3V (VDD_3V3) | Equivalent |
| 109 | 5V | NC | 5V removed |
| 110 | 3.3V (VDD_3V3_SLP) | 3.3V (VDD_3V3) | Equivalent |
| 111 | RSVD | NC | Equivalent |
| 112 | MOTION_INT_AP_L | NC | Motion Int removed |
| 113 | RSVD | NC | Equivalent |
| 114 | NC | NC | Equivalent |
| 115 | GND | GND | Equivalent |
| 116 | GND | GND | Equivalent |
| 117 | MDM2AP_READY | NC | Modem-AP Ready removed |
| 118 | 5V (VDD_5V0_IO_SYS) | 3.3V (VDD_3V3) | 5V changed to 3.3V |
| 119 | VDD_SYS_EN | GPIO25_VDD_SYS_EN | Equivalent |
| 120 | 5V (VDD_5V0_IO_SYS) | 3.3V (VDD_3V3) | 5V changed to 3.3V |

Root Filesystem Configuration

Tegra Linux platforms can use any standard or customized Linux root filesystem (rootfs) that is appropriate for their targeted embedded applications.

However, certain settings must be configured in the rootfs's boot-up framework to set default configuration after boot, or some of the core functionalities will not run as expected.

For example:

1. The `nv.sh` and `nvfb.sh` boot-up scripts do some platform-specific configuration in the kernel.
2. The Xorg and X libraries must be correctly configured for the target device.
3. The `nvpmode` clock and frequency must be configured for the target device.

These rootfs configurations and customizations are provided in this driver package in the directory and its subdirectories:

```
Linux_for_Tegra/nv_tegra/
```

You must incorporate the relevant customization for your target rootfs from this location.

Note: For the sample Ubuntu root filesystem provided by NVIDIA, this customization is applied using the script `Linux_for_Tegra/apply_binaries.sh`.

MB1 Configuration Changes

Multiple `.cfg` files define boot time configuration of the hardware. They are applied by the bootloader. The MB1 boot configuration tables are available at:

```
<l4t_top>/bootloader/t186ref/BCT
```

Pinmux Changes

If your board schematic differs from that for Jetson AGX Xavier Developer Kit board, you must change the pinmux configuration applied by the software.

The `Jetson-AGX-Xavier-Generic-Customer-Pinmux-Template.xlsx` spreadsheet is provided to:

- Show the locations and default pinmux settings
- Define the pinmux settings in the source code or device tree

The spreadsheet is available at:

<https://developer.nvidia.com/embedded/downloads>

You must customize the spreadsheet for the configuration of your board.

GPIO Changes

If you designed your own carrier board, to translate from SOM connector pins to actual GPIO numbers you must understand GPIO mapping formula below. The translated GPIO numbers can be controlled by the driver.

For example, to check the GPIO number of GPIO15/AP2MDM_READY, perform the following steps.

To check the GPIO number

1. Search for GPIO15_AP2MDM_READY in Jetson_AGX_Xavier_Generic_Customer_Pinmux_Release.xlsx.
2. Confirm that the Customer Usage field is applied to GPIO3_PBB.00.
3. Confirm in tegra186-gpio.h that GPIO3_PBB.00 belongs to the main Tegra GPIO group, and that the port number is 21:

```
#define TEGRA_MAIN_GPIO_PORT_BB 21
```

4. Because the Tegra device registers GPIOs dynamically, search kernel messages to check GPIO allocation ranges for each GPIO group. The command and resulting output are similar to the following:

```
$ dmesg | grep gpiochip_add_data
[ 1.247404] gpiochip_add_data: registered GPIOs 320 to 511 on
device: tegra-gpio
[ 1.262595] gpiochip_add_data: registered GPIOs 256 to 319 on
device: tegra-gpio-aon
```

As shown in the output above, there are 2 tegra GPIO ports with different offsets:

- tegra-gpio, offset = 320
 - tegra-gpio-aon, offset= 256
5. Because PBB00 belongs to the tegra-gpio group, the port number from step 3 is 21, and the offset is 320. Use the following formula to calculate the GPIO number:

```
TEGRA_MAIN_GPIO(port, offset) =
((TEGRA_MAIN_GPIO_PORT_##port * 8) + offset)
```

Hence, the GPIO number of GPIO15/AP2MDM_READY is $(21*8)+320 = 488$.

PMIC Changes

The PMIC configuration file configures the initial PMIC in the P2888 SOM. Some GPIO expander-based GPIO regulator settings in the P2822 carrier board configurations are also defined. Review this configuration file to replace any references to the P2822 board to your custom board. If required, include any regulator information to enable this file.

For example, remove the following section that is writing to a slave on the I2C controller 0 address 0x74 in the P2822 carrier board. Additionally, update the number of blocks and array number for other entries of the block:

```
tegra186-mb1-bct-pmic-quill-p2888-1000-c04.cfg

# 5V0_HDMI_EN
pmic.generic.1.block[2].type = 1; # I2C Type
pmic.generic.1.block[2].i2c-controller-id = 0;
pmic.generic.1.block[2].slave-add = 0xE8; # 7Bit:0x74
pmic.generic.1.block[2].reg-data-size = 8;
pmic.generic.1.block[2].reg-add-size = 8;
pmic.generic.1.block[2].block-delay = 10;
pmic.generic.1.block[2].count = 2;
pmic.generic.1.block[2].commands[0].0x07.0xFF = 0xEF;
pmic.generic.1.block[2].commands[1].0x03.0xFF = 0x10;
```

Porting the Linux Kernel

It is assumed that you are using the Computer Vision Module (CVM) provided by NVIDIA and that it has not been modified; the eMMC, PMIC, and DDR are the same with the same routing of lines. The modifications you are making are for the Computer Vision Board (CVB), a baseboard that hosts all the peripherals. Consequently, based on the peripherals present on your baseboard, you can modify the .dts files by disabling/enabling the controllers and changing the supplies.

To port the kernel configuration code (the device tree) to your platform, modify one of the distributed configuration files to describe the design of your platform.

The configuration files available at:

```
<top>/hardware/nvidia/platform/t19x/  
<top>/hardware_nvidia/soc/t19x
```

The final DTB file used is:

```
tegra194-p2888-001-p2822-0000.dtb
```

By reading the above file, you see which other `.dtsi` files are referenced by include statements. Common `.dtsi` files that may be modified to reflect hardware design changes include:

| Types of Changes | DTSI Filename or location |
|------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Power supply changes | tegra194-quill-power-tree-p2888-0001-p2822-1000.dtsi |
| Regulator parameter changes | tegra194-spmic-p2888-0001.dtsi |
| Display panel and node changes | For details, refer to the topic "Display Configuration and Bringup" in the <i>Tegra Linux Driver Package Development Guide</i> . |
| ODM data based feature configuration | tegra194- plugin-manager-p2888-0000.dtsi |
| NVIDIA SOC controller state to enable/disable a controller | soc/t19x/kernel-dts/tegra194-soc/ |
| Panels related <code>.dts</code> files | platform/tegra/common/kernel-dts/panels/ |

Verify that no other `.dts` or `.dtsi` file, including these `.dts` files, overrides any changes you make.

As a best practice, create your own set of `.dts` files based on the Quill files already present. Rename your newly created files to the name of your board.

Note: Use `fdtdump` or `dtc` to generate a `.dts` from the final `.dtb` file and check if your changes have taken effect.

The command usage is as follows:

```
dtc -I dtb -O dts tegra194-p2888-0001-p2822-0000.dtb > tegra194-p2888-0001-p2822-0000.dts  
fdtdump dts tegra194-p2888-0001-p2822-0000.dtb > tegra194-p2888-0001-p2822-0000.dts
```

PCIe Controller Configuration

The PCIe host controller is based on Synopsis Designware PCIe intellectual property, and thus inherits all the common properties defined in the information file at:

```
$(KERNEL_TOP)/Documentation/devicetree/bindings/pci/nvidia,tegra19x-pcie.txt
```

Tegra194 PCIe Controller Features

Tegra194 has six PCIe controllers with these specifications:

- Speed: All controllers support up to Gen4 speed.
- Lane width:
 - C0, C5: up to x8
 - C4: up to x4
 - C1, C2, C3: x1
- Controllers C0, C4 and C5 support dual mode, that is, can be configured as endpoints.
- ASPM: All controllers support ASPM.

The Jetson AGX Xavier default PCIe configuration is:

- C5: x8
- C0: x4
- C1, C3: x1

These PCIe slots available on Jetson AGX Xavier:

- **M.2 Key M:** C0 controller operates in x4. Any M.2 Key M form factor NVMe cards can be connected.
- **eSATA controller:** C1 controller operates in x1. The eSATA port is available to connect any SATA drive.
- **M.2 Key E:** C3 controller operates in x1 mode. Any M.2 Key E form factor cards like Wi-Fi can be connected.
- **PCIe slot:** C5 controller operates in x8 mode. Any PCIe card can be connected. The PCIe slot is of x16 size to connect x16 card, but operates in x8 mode.

For information about Jetson AGX Xavier specific PCIe controller configuration, see the device tree documentation file at:

```
$(KERNEL_TOP)/Documentation/devicetree/bindings/pci/nvidia,tegra19x-pcie.txt
```

This file covers topics that include configuring maximum link speed and link width, and advertisement of different ASPM states.

To enable endpoint mode

- Select p2972-0000-devkit-pcie-ep board while flashing, i.e

```
sudo ./flash.sh p2972-0000-devkit-pcie-ep mmcblk0p1
```

Note: Boot Galen operating as a PCIe end point before booting the host.

To enable SMBus for PCIe slot

- In the file at:

```
$(TOP)/hardware/nvidia/platform/t19x/galen/kernel-  
dts/common/tegra194-p2888-p2822-pcie-plugin-manager.dtsi
```

Uncomment the following line:

```
/*&tegra_main_gpio TEGRA194_MAIN_GPIO(Y, 4) GPIO_ACTIVE_HIGH */ /*  
I2C */
```

Then flash a new DTB.

Flashing the Build Image

When flashing the build image, use your specific board name. The flashing script uses the configuration present in the <board>.conf file during the flashing process.

To flash the build image

- Execute the following command.

```
$ sudo ./flash.sh <board> mmcblk0p1
```

Hardware Bring-Up Checklist

This section provides a checklist for the platform hardware bring-up process.

Before Power-On

| | |
|------------------------------------------------------------------------------------------------|--------------------------|
| Make sure that the Jetson AGX Xavier is connected to the BTB connector correctly and securely. | <input type="checkbox"/> |
| Verify that power supplies are not shorted to ground or to other power supplies. | <input type="checkbox"/> |

Initial Power-On

| | |
|--------------------------------------------------------------------|--------------------------|
| Verify that VDD_IN from carrier board is in the 6 V to 19 V range. | <input type="checkbox"/> |
| Verify that CARRIER_PWR_ON goes to HIGH when power is turned on. | <input type="checkbox"/> |
| Verify that system can enter force recovery. | <input type="checkbox"/> |

Initial Software Flashing

| | |
|----------------------------------------------------------------------------|--------------------------|
| Verify that system can be flashed with TegraFlash. | <input type="checkbox"/> |
| Verify that TegraBoot and U-boot run to completion by checking log output. | <input type="checkbox"/> |
| Verify that OS runs to desktop. | <input type="checkbox"/> |
| Verify that any UARTs intended for debugging are enabled and functional. | <input type="checkbox"/> |

Power

| | |
|--------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that all supplies required on at power-on are enabled appropriately. | <input type="checkbox"/> |
| Verify that all supplies required off at power-on are not enabled initially. | <input type="checkbox"/> |
| Verify that each controllable supply can be enabled and disabled, and different voltage levels can be set if applicable. | <input type="checkbox"/> |
| Verify that carrier board power-on sequence starts after CARRIER_PWR_ON signal is asserted. | <input type="checkbox"/> |

Power Optimization

| | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Capture CPU_PWR_REQ entering and exiting Suspend (LP1) and Deep Sleep (LP0). Ensure that CPU_PWR_REQ and associated power rail sequence meets Tegra Data Sheet requirements. | <input type="checkbox"/> |
| Verify that all rails which must be OFF in Deep Sleep (LP0) are OFF. | <input type="checkbox"/> |
| Verify that all rails which must be ON in Deep Sleep (LP0) are ON. | <input type="checkbox"/> |
| Verify that required rails are back and at correct voltage under hardware control exiting Deep Sleep (LP0). | <input type="checkbox"/> |

USB 2.0 PHY

| | |
|-------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that USB0 supports USB Recovery (device mode). | <input type="checkbox"/> |
| Verify that USB0 device mode works with intended peripheral types, if supported. | <input type="checkbox"/> |
| Verify USB0, USB1 and or USB2 Host mode, if implemented. | <input type="checkbox"/> |
| Verify USB0 Device/Host detection, if supported. | <input type="checkbox"/> |
| Verify that USB PHYs go to lowest power mode when not used or when the system is in low power mode. | <input type="checkbox"/> |
| Verify that AVDD_USB and AVDD_PLL_UTMIP are off during Deep Sleep (LP0). | <input type="checkbox"/> |
| Capture USB0_D+/D- signals at both ends of link (connector and test points near Tegra). | <input type="checkbox"/> |
| Capture USB2_D+/D- signals at both ends of link (connector and test points near Tegra). | <input type="checkbox"/> |
| Using USB-IF procedures, verify that signals meet requirements (correct eye height/width, etc.). | <input type="checkbox"/> |
| If USB signals do not meet requirements, use the <i>Tegra USB Tuning Guide</i> to adjust settings until requirements are met. | <input type="checkbox"/> |

USB 3.0

| | |
|------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify USB 3.0 Host mode. | <input type="checkbox"/> |
| Verify USB 3.0 Device mode, if enabled. | <input type="checkbox"/> |
| Verify that the USB 3.0 interface goes to the lowest power mode when not used or when the system is in low power mode. | <input type="checkbox"/> |

HDMI

| | |
|---------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that HDMI-compatible display works at 1080p. | <input type="checkbox"/> |
| Verify that display is detected properly (HPD). | <input type="checkbox"/> |
| Verify that HDMI reads and writes to the display using DDC interface. | <input type="checkbox"/> |
| Verify that HDMI related rails are powered off when not used or system is in Deep Sleep (LP0) or Suspend (LP1). | <input type="checkbox"/> |
| Capture HDMI signals at the connector (using appropriate test fixture and termination). | <input type="checkbox"/> |
| Verify that signal quality is acceptable (meets EYE diagram, etc.). Consult <i>Tegra HDMI Tuning Guide</i> for details. | <input type="checkbox"/> |
| If HDMI signals do not meet requirements, use the <i>Tegra HDMI Tuning Guide</i> to adjust settings until requirements are met. | <input type="checkbox"/> |

Audio

| | |
|------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify reads and writes on I2C interface used for Audio Codec. | <input type="checkbox"/> |
| Verify that playback works properly on speakers, headphones, and headset. | <input type="checkbox"/> |
| Verify that capture works properly: Sound is recorded from microphone/headset if supported. | <input type="checkbox"/> |
| Verify that tones, voice, etc. can be heard from speakers or headphones/headset. | <input type="checkbox"/> |
| Verify that Audio Codec goes to lowest power mode when not in use or system enters low power mode. | <input type="checkbox"/> |
| Capture signals at receiver end of link, if accessible, for each I2S I/FT used. | <input type="checkbox"/> |
| Verify that signal quality is acceptable. Look for excessive over/undershoot and glitches on signal edges. | <input type="checkbox"/> |

UART

| | |
|------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that Tegra TX/RX/CTS/RTS connects to device RX/TX/RTS/CTS for each UART used. | <input type="checkbox"/> |
| Verify that signal quality is acceptable. Look for excessive over/undershoot and glitches on signal edges. | <input type="checkbox"/> |

SD Card (SDMMC1)

| | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify proper connectivity by setting Tegra pins to GPIOs, if necessary, to debug. | <input type="checkbox"/> |
| Verify that basic SD commands operate properly. | <input type="checkbox"/> |
| Verify reads and writes for a variety of SD Cards. | <input type="checkbox"/> |
| Verify that SD Card insertion detection works and wakes system, if supported. | <input type="checkbox"/> |
| Verify that SD Card Write Protect works, if implemented. | <input type="checkbox"/> |
| Verify that SD Card goes to low power mode or rails are powered off when not used or in low power system state. | <input type="checkbox"/> |
| Verify that signal quality is acceptable when probed at receiver end (socket or test points near BTB connector or both for bidirectional signals). Look for excessive over/undershoot and glitches on signal edges and abnormal Clock duty cycle. | <input type="checkbox"/> |

Sensors I2C: General

| | |
|----------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that addresses of all I2C devices appear correctly, and no unknown ghost devices appear. | <input type="checkbox"/> |
| Verify that signal quality is acceptable, including rise times of signals, when probed at BTB connector and devices. | <input type="checkbox"/> |

Sensors I2C: Touch Screen (Optional)

| | |
|-------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that Reads/Writes on I2C or SPI to Touch Screen controller are functional (reading device ID or a similar register is successful). | <input type="checkbox"/> |
| Verify that interrupts are generated properly. | <input type="checkbox"/> |
| Verify functionality of Touch Screen. | <input type="checkbox"/> |
| Verify that Touch Screen Controller goes to lowest power mode when not used, or system is in low power state. | <input type="checkbox"/> |

PEX (Optional)

| | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify proper connectivity by checking lanes. | <input type="checkbox"/> |
| Verify that any implemented PEX interfaces transition to the lowest power state in Deep Sleep (LP0) and Suspend (LP1). | <input type="checkbox"/> |
| Verify that signal quality is acceptable when probed at receiver end of link near Tegra and device. Look for excessive over/ undershoot and glitches on signal edges. | <input type="checkbox"/> |

SATA (Optional)

| | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify proper connectivity by checking diff lines. | <input type="checkbox"/> |
| Verify that any implemented SATA interfaces transition to the lowest power state in Deep Sleep (LP0) and Suspend (LP1). | <input type="checkbox"/> |
| Verify that signal quality is acceptable when probed at receiver end of link near Tegra and device. Look for excessive over/ undershoot and glitches on signal edges. | <input type="checkbox"/> |

Embedded Display(s) (Optional)

| | |
|-----------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that I2C or other control interface is able to perform writes/reads to display. | <input type="checkbox"/> |
| Verify that each embedded display shows correct colors. | <input type="checkbox"/> |
| Verify that each embedded display's backlight is enabled when in normal display mode. | <input type="checkbox"/> |
| Verify that each embedded display's backlight brightness can be adjusted properly. | <input type="checkbox"/> |
| Verify that each embedded display's backlight is disabled when in a low power mode. | <input type="checkbox"/> |
| Verify that each embedded display (and any display bridge) transitions to the lowest power state in Deep Sleep (LP0) and Suspend (LP1). | <input type="checkbox"/> |
| Verify that power-on/off sequencing of rails associated with each display meets manufacturer's requirements. | <input type="checkbox"/> |
| Verify DSI, LVDS or eDP timing (see <i>Tegra DC and DSI Debugging Guide</i> for details on how and what to verify). | <input type="checkbox"/> |

| | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Probe DSI, LVDS or eDP signals near panel driver, or at connector/test points if access to driver is not possible, and verify that signal quality is acceptable. Look for excessive over/undershoot and glitches on signal edges. | <input type="checkbox"/> |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|

Imager(s) (Optional)

| | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Verify that I2C interface writes/reads work to all cameras. | <input type="checkbox"/> |
| Verify that preview displays properly for all cameras. | <input type="checkbox"/> |
| Verify that still capture works on all cameras. | <input type="checkbox"/> |
| Verify that video capture works on all cameras. | <input type="checkbox"/> |
| Verify that cameras and related circuitry enter lowest power mode when not used or system is in a low power mode. | <input type="checkbox"/> |
| Verify that power-on/off sequencing of rails associated with imager module meets manufacturer's requirements. | <input type="checkbox"/> |
| Probe MCLK output at recommended test points, and verify that signal quality is acceptable. Look for excessive over/undershoot and glitches on signal edges. | <input type="checkbox"/> |
| Look for excessive over/undershoot and glitches on signal edges. | <input type="checkbox"/> |

Software Bring-Up Checklist

This section provides a checklist for the software bring-up process.

Preparation

| | |
|---------------------------------------------------------------------------------------------------|--------------------------|
| If you replaced the SDRAM MB1 BCT with a new DDR, verify it. | <input type="checkbox"/> |
| If you replaced the baseboard, verify the PMIC and pinmux configuration. | <input type="checkbox"/> |
| If you replaced the eMMC, verify its operation. | <input type="checkbox"/> |
| Obtain board schematics and component data sheets. | <input type="checkbox"/> |
| Verify power tree and modify device tree, MB1 PMIC configuration accordingly, for the base board. | <input type="checkbox"/> |
| Review board pinmux and modify MB1 pinmux and PAD configuration, accordingly. | <input type="checkbox"/> |

Bring-up Hardware Validation

| | |
|--------------------------------------------|--------------------------|
| Power and Reset Sequence, Power Rail Check | <input type="checkbox"/> |
| Recovery Mode | <input type="checkbox"/> |
| NvTest (Tegra MODS) DDR, eMMC, CPU | <input type="checkbox"/> |
| JTAG connection check | <input type="checkbox"/> |

Boot Validation

| | |
|--------------------------------------------------------------|--------------------------|
| TegraFlash | <input type="checkbox"/> |
| UART output | <input type="checkbox"/> |
| KBD connection | <input type="checkbox"/> |
| Board config/PMIC regulator config/Pinmux/Review device tree | <input type="checkbox"/> |
| Verify FS support/Config boot scripts (bootcmd) | <input type="checkbox"/> |
| Boot to kernel | <input type="checkbox"/> |
| Boot to kernel command line or custom desktop | <input type="checkbox"/> |

Kernel and Peripherals, Port and Validation

| | |
|---------------------------------------------|--------------------------|
| Device tree review, Pinmux, GPIO, Wake pins | <input type="checkbox"/> |
| PMU and regulator drivers | <input type="checkbox"/> |
| Display/HDMI | <input type="checkbox"/> |
| Audio codec | <input type="checkbox"/> |
| Microphone and speaker | <input type="checkbox"/> |
| USB | <input type="checkbox"/> |
| SD card | <input type="checkbox"/> |
| Thermal Sensor | <input type="checkbox"/> |
| EMC DFS table | <input type="checkbox"/> |
| Ethernet | <input type="checkbox"/> |
| eSATA | <input type="checkbox"/> |
| PCIe | <input type="checkbox"/> |

System Power and Clocks

| | |
|-----------------------------------------------------------|--------------------------|
| CPU/CORE/GPU DVFS | <input type="checkbox"/> |
| EMC DFS table | <input type="checkbox"/> |
| CPU/CORE EDP | <input type="checkbox"/> |
| GPU EDP | <input type="checkbox"/> |
| System EDP (Contain Current monitor & Voltage comparator) | <input type="checkbox"/> |
| Power Off | <input type="checkbox"/> |
| LPO (optional) | <input type="checkbox"/> |
| CPU power down | <input type="checkbox"/> |
| BCT, Full-speed | <input type="checkbox"/> |

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS, AND WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OR CONDITION OF TITLE, MERCHANTABILITY, SATISFACTORY QUALITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT, ARE HEREBY EXCLUDED TO THE MAXIMUM EXTENT PERMITTED BY LAW.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. NVIDIA Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA, the NVIDIA logo, Tegra, Jetson, and Jetson AGX Xavier are trademarks or registered trademarks of NVIDIA Corporation in the United States and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2018-2019 NVIDIA Corporation. All rights reserved.