Jetson Orin NX Series and Jetson Orin Nano Series Modules

Thermal Design Guide

TDG-11127-001_v1.5 | May 2025

Document History

TDG-11127-001_v1.5

Version	Date	Description of Change
1.0	September 28, 2022	Initial release
1.1	January 12, 2023	• Added Jetson Orin Nano 8GB and 4GB thermal and power details • Updated Jetson Orin NX 16GB and 8GB thermal and power details • Updated 2D drawing of Jetson Orin NX series and Jetson Orin Nano series • Clarification of T.SoC definition • Updated component placement map for Jetson Orin NX series and Jetson Orin Nano series
1.2	October 16, 2024	• Updated Orin SoC thermal resistance values (Rj-c and Rj-b) in tables 3-2, 3-4, and 3-5 • PCB Flex: updated description of allowable strain for clarity
1.3	January 6, 2025	• Added Table 3-1, Table 3-4, Table 3-8, and Table 3-11 for MAXN Super modes
1.4	February 7, 2025	• Updated Operational Mode power estimates note in Table 3-1 & Table 3-4
1.5	May 15, 2025	• Added note for components that must be monitored in Table 3-1 to Table 3-12

Table of Contents

Chapter 1. Introduction 1
1.1 Customer Requirements 1
1.2 Definitions 1
1.2.1 Total Module Power 2
1.2.2 Jetson Orin Module 2
1.2.3 NVIDIA Orin SoC Temperature 5
Chapter 2. Specifications 6
2.1 Thermal Specifications 6
Chapter 3. Design Guidance 7
3.1 Thermal Information 7
3.1.1 Jetson Orin Module Thermal Performance 7
3.1.2 Jetson Orin Module Thermal Design Details 24
3.1.3 Customer Thermal Solution 25
3.1.4 Temperature Cycling 25
3.2 Mechanical Information 25
3.2.1 Heat Sink Mounting Guidelines 26
3.2.2 Assembly Guidelines 27
Chapter 4. Thermal Design Guidelines 28
4.1 3D Component Envelope 28
4.2 Heat Sink Design 28
4.2.1 Die Referenced 29
4.2.2 PCB Referenced 29
4.3 Heat Sink Assembly Guidelines 30
4.3.1 Die Pressure 30
4.3.2 PCB Flex 30
4.4 Thermal Material 31
4.5 Recommended Solution 31
Chapter 5. Thermal Management 32
5.1 Temperature Monitoring 32
5.2 Fan Control 32
5.3 Orin SoC Maximum Operating Temperature 35
5.4 Orin SoC Hardware Thermal Throttling 35
5.5 Orin SoC Shutdown Temperature 36

List of Figures

Figure 1-1. Jetson Orin NX 16GB and 8GB Topside View 2
Figure 1-2. Jetson Orin NX 16GB and 8GB Backside View 3
Figure 1-3. Jetson Orin Nano 8GB Topside View 3
Figure 1-4. Jetson Orin Nano 8GB Backside View 4
Figure 1-5. Jetson Orin Nano 4GB Topside View 4
Figure 1-6. Jetson Orin Nano 4GB Backside View 5
Figure 3-1. Thermal Resistance Network 8
Figure 3-2. Component Placement Map for Jetson Orin NX Module 9
Figure 3-3. Component Placement Map for Jetson Orin Nano 8GB 10
Figure 3-4. Component Placement Map for Jetson Orin Nano 4GB 11
Figure 3-5. Thermal Stack-UP Schematic 25
Figure 3-6. Module Board with Mounting Features 26
Figure 3-7. Module Board PCB Back Support Keepout Area 27
Figure 4-1. Jetson Orin Module System 3D CAD Envelope View 28
Figure 4-2. Preferred Die Referenced Heat Sink Example 29
Figure 4-3. Not Preferred PCB Referenced Heat Sink Example 30
Figure 4-4. PCB Flex 31
Figure 4-5. Recommended TIM Placement 31
Figure 5-1. Fan Control Algorithm for “Quiet Mode” 33
Figure 5-2. Fan Control Algorithm for “Cool Mode” 34

List of Tables

Table 2-1. Jetson Orin Module Thermal Specifications 6
Table 3-1. Jetson Orin NX 16GB Thermal Performance for 40 W Operational Mode 12
Table 3-2. Jetson Orin NX 16GB Thermal Performance for 25 W Operational Mode 13
Table 3-3. Jetson Orin NX 16GB Thermal Performance for 15 W Operational Mode 14
Table 3-4. Jetson Orin NX 8GB Thermal Performance for 40 W Operational Mode 15
Table 3-5. Jetson Orin NX 8GB Thermal Performance for 20 W Operation Mode 16
Table 3-6. Jetson Orin NX 8GB Thermal Performance for 15 W Operational Mode 17
Table 3-7. Jetson Orin NX 16GB and 8GB Thermal Performance for 10 W Operational Mode... 18
Table 3-8. Jetson Orin Nano 8GB Thermal Performance for 25 W Operational Mode 19
Table 3-9. Jetson Orin Nano 8GB Thermal Performance for 15 W Operational Mode 20
Table 3-10. Jetson Orin Nano 8GB Thermal Performance for 7 W Operational Mode 21
Table 3-11. Jetson Orin Nano 4GB Thermal Performance for 25 W Operational Mode 22
Table 3-12. Jetson Orin Nano 4GB Thermal Performance for 10 W Operational Mode 23
Table 5-1. Default Fan Control Parameters for “Quiet Mode” 33
Table 5-2. Default Fan Control Parameters for “Cool Mode” 34

Chapter 1. Introduction

This document is the thermal design guide (TDG) for the NVIDIA® Jetson™ Orin NX series and Jetson Orin Nano™ series modules.

The purpose of this thermal design guide is to provide the system-level thermal, mechanical, and qualification requirements for the Jetson Orin module series.

Refer to the Jetson Orin NX Series Data Sheet and Jetson Orin Nano Series Data Sheet for detailed drawing and module dimensions.

Note: All references to Jetson Orin module refers to both Jetson Orin NX and Jetson Orin Nano, except where explicitly noted. Jetson Orin NX applies to both Jetson Orin NX 16GB and Jetson Orin NX 8GB, except where explicitly noted. Jetson Orin Nano applies to both Jetson Orin Nano 8GB and Jetson Orin 4GB, except where explicitly noted.

1.1 Customer Requirements

The customer requirements are as follows:

- Customers are responsible for reading and understanding this entire thermal design guide.
- Customers are responsible for implementing a thermal solution. The thermal solution maintains the NVIDIA Orin™ system on chip (SoC) temperatures below the specified temperatures in Table 2-1, under the maximum thermal load and system conditions for their use case.
- Customers are responsible for designing a system that delivers enough power to the Jetson Orin module to sustain the maximum thermal load for their use case.
- Customers are responsible for qualification of the Jetson Orin module in their system. Customers are also responsible for any issues related to failure to qualify the product properly.

1.2 Definitions

This section describes terminology that will be referenced throughout this thermal design guide.

1.2.1 Total Module Power

The total module power (TMP) represents the average board power dissipation while the system is running the target workload under the worst-case conditions in steady state. System designs must be capable of providing enough cooling for the Jetson Orin module when operating at the TMP level.

1.2.2 Jetson Orin Module

The following images are a 2D drawing of the Jetson Orin NX and Jetson Orin Nano modules. The following figures depict boards that are form factor compatible.

Figure 1-1 provides a topside view of the Jetson Orin NX 16GB and 8GB while Figure 1-2 provides the backside view.

Figure 1-1. Jetson Orin NX 16GB and 8GB Topside View



Figure 1-2. Jetson Orin NX 16GB and 8GB Backside View



Figure 1-3 provides a topside view of the Jetson Orin Nano 8GB while Figure 1-4 provides the backside view.

Figure 1-3. Jetson Orin Nano 8GB Topside View



Figure 1-4. Jetson Orin Nano 8GB Backside View



Figure 1-5 provides a topside view of the Jetson Orin Nano 4GB while Figure 1-6 provides the backside view.

Figure 1-5. Jetson Orin Nano 4GB Topside View



Figure 1-6. Jetson Orin Nano 4GB Backside View



The thermal solution of the customer's system design should attach to the module directly. Mounting holes are provided on the PCB to enable attachment of the customer's thermal solution. More details are provided in Section 3.2 "Mechanical Information." Customer's system thermal solution must provide adequate cooling to maintain all the components on the PCB. This includes the NVIDIA Orin SoC below the maximum temperature specifications as detailed in Section 2.1 and Section 3.1.

1.2.3 NVIDIA Orin SoC Temperature

The NVIDIA Orin SoC junction temperature (T_j) represents the Orin SoC die temperature read from any of the internal temperature sensors. T.SoC refers to the junction temperature. The on-die thermal sensors are used for high-temperature T_j management and many other temperature-dependent functions. Details regarding the software thermal mechanisms are described in Chapter 5.

Chapter 2. Specifications

2.1 Thermal Specifications

On the Orin SoC, there are multiple on-die temperature sensors that are placed close to dominant hotspots for real-time measurements of junction temperature. A built-in hardware controller is used to read the sensors and engage thermal protection mechanisms. Chapter 5 contains the details related to sensor thermal protection mechanisms. The specifications in Table 2-1 must be followed to maintain the performance and reliability of the Jetson Orin module.

Table 2-1. Jetson Orin Module Thermal Specifications

Parameter	Value	Units
Maximum Orin SoC operating temperature[1]	T.SoC[3] = 99	°C
Orin SoC shutdown temperature[2]	T.SoC[3] = 105	°C

Notes:

[1]The Orin SoC maximum operating temperature is the temperature below which the product will operate at the specified clock speeds. Software will apply clock speed reductions after this temperature is reached. Note that power fluctuations that induce T_j fluctuations above these thresholds will cause temporary clock reductions. See Section 5.3 for details.

[2]The Orin SoC will shut down the Jetson Orin module after any of these software-imposed temperature limits are reached to maintain the reliability of the Orin SoC. See Section 5.5 for details.

[3]T.SoC refers to the junction temperature (T_j)

Note: All power modes including MAXN and MAXN_Super follow Table 2-1.

Chapter 3. Design Guidance

This chapter provides design guidance to meet the Jetson Orin module specifications.

3.1 Thermal Information

The design goal for system thermal management is to keep the NVIDIA Orin SoC temperature below the limits specified in Section 2.1.

3.1.1 Jetson Orin Module Thermal Performance

The Jetson Orin module is not equipped with a system level thermal solution to dissipate the TMP thermal load into the ambient environment. It is the customer's responsibility to design an adequate thermal solution to maintain all the component temperatures below the de-rated limits as specified in Table 3-1. Figure 3-2 provides a map of the component placement on the Jetson Orin module PCB as listed in Table 3-1. The thermal resistance network for the system thermal solution can be represented with the following equation:

$$R_{1-2} = \frac{T_1 - T_2}{P}$$

Where:

R_{1-2}	The thermal resistance between Point 1 and Point 2
T_n	The temperature at Point *n*
P	The heat load (i.e; dissipated power) transferred between Points 1 and 2

A simple example of a thermal resistance network is shown in Figure 3-1, where $R_{j\text{-}a}$ represents the thermal resistance from T_j to the ambient of the system thermal solution. The thermal resistance of the system thermal solution may include multiple components including, but not limited to, thermal interface material (TIM), heat spreaders, and heat sinks.

Figure 3-1. Thermal Resistance Network



Jetson Orin module enables a wide variety of applications that may exercise different components on the module. The variation between applications will cause variation in heat loads on the different components on the Jetson Orin module. It will also cause hotspots in different logical partitions of the Orin SoC.

While the system thermal solution will help to spread the heat and make the thermal performance as consistent as possible, different applications will have different levels of thermal performance. The more evenly the module power is distributed across the Jetson Orin module the higher the thermal performance will be.

Figure 3-2. Component Placement Map for Jetson Orin NX Module

Top Side



Bottom Side



Figure 3-3. Component Placement Map for Jetson Orin Nano 8GB

Top Side



Bottom Side



Figure 3-4. Component Placement Map for Jetson Orin Nano 4GB

Top Side



Bottom Side



Table 3-1. Jetson Orin NX 16GB Thermal Performance for 40 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications				
Comp # on Map	Description	Qty	8Vin Design Power (W)	8Vin Total Power (W)	20Vin Design Power (W)[5]	20Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)		Tcase (°C)
1	Orin SoC	1	31.30	31.30	31.30	31.30	0.31	1.58	-		-
2	LPDDR5	2	0.90	1.80	0.90	1.80	1.2	8.8	-		85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.64	0.64	1.84	1.84	5.2	-	-		-
4	CPU/GPU/CV Inductor	1	0.43	0.43	1.23	1.23	-	-	-		155
5[4]	SoC Dual Package MOSFET	1	0.35	0.35	0.64	0.64	5.2	-	-		-
6	SoC Inductor	1	0.23	0.23	0.43	0.43	-	-	-		155
7	VDD2 Regulator	1	0.10	0.10	0.21	0.21	-	-	-		-
8	5V Regulator	1	0.18	0.18	0.58	0.58	10	4.2	-		-
9	5V Inductor	1	0.12	0.12	0.39	0.39	-	-	-		155
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	-	-	-		-
11	QSPI	1	0.07	0.07	0.07	0.07	-	-	-		-
12	VDD2 Inductor	1	0.07	0.07	0.14	0.14	-	-	-		155
13[2]	PCB	1	0.24	0.24	0.60	0.60	-	-	-		-
						39.76		= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 20V module input voltage. 8V input power for each use case will be lower due to a higher regulator efficiency up to a maximum of 40 W total board power.
6. For MAXN_Super power mode, the thermal specifications follow the ones that are outlined for the 40W Operational Mode in Table 3-1.
7. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Note: MAXN_Super increases the performance by increasing the clocks on the GPU and DLA. Refer to the link for details.

Table 3-2. Jetson Orin NX 16GB Thermal Performance for 25 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	20Vin Design Power (W) [5]	20Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	19.80	19.80	19.80	19.80	0.131	1.541	-	-
2	LPDDR5	2	0.90	1.80	0.90	1.80	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.64	0.64	0.97	0.97	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.43	0.43	0.65	0.65	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.35	0.35	0.64	0.64	5.2	15.6	-	145
6	SoC Inductor	1	0.23	0.23	0.43	0.43	-	-	4	155
7	VDD2 Regulator	1	0.10	0.10	0.21	0.21	-	-	4	150
8	5V Regulator	1	0.18	0.18	0.58	0.58	12	4	-	120
9	5V Inductor	1	0.12	0.12	0.39	0.39	-	-	4	125
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	16.9	14	-	115
11	QSPI	1	0.07	0.07	0.07	0.07	8.3	34.8	-	110
12	VDD2 Inductor	1	0.07	0.07	0.14	0.14	-	-	4	155
13[2]	PCB	1	0.22	0.24	0.24	0.24	-	-	-	-
				24.56	= Total Dissipated Power					

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 5V module input voltage. 20V input power for each use case will be higher due to a lower regulator efficiency up to a maximum of 25 W total board power.
6. For MAXN power mode, the thermal specifications follow the ones that are outlined for the 25W Operational Mode in Table 3-2.
7. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-3. Jetson Orin NX 16GB Thermal Performance for 15 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	20Vin Design Power (W) [5]	20Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	11.70	11.70	11.70	11.70	0.147	1.529	-	-
2	LPDDR5	2	0.75	1.5	0.75	1.5	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.36	0.36	0.67	0.67	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.24	0.24	0.45	0.45	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.26	0.26	0.52	0.52	5.2	15.6	-	145
6	SoC Inductor	1	0.17	0.17	0.35	0.35	-	-	4	155
7	VDD2 Regulator	1	0.08	0.08	0.17	0.17	-	-	4	150
8	5V Regulator	1	0.13	0.13	0.57	0.57	12	4	-	120
9	5V Inductor	1	0.09	0.09	0.38	0.38	-	-	4	125
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	16.9	14	-	115
11[4]	QSPI	1	0.07	0.07	0.07	0.07	8.3	34.8	-	110
12	VDD2 Inductor	1	0.05	0.05	0.11	0.11	-	-	4	155
13[2]	PCB	1	0.11	0.11	0.11	0.11	-	-	-	-
				15.29	= Total Dissipated Power					

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 5V module input voltage. 20V input power for each use case will be higher due to a lower regulator efficiency up to a maximum of 15 W total board power.
6. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-4. Jetson Orin NX 8GB Thermal Performance for 40 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	8Vin Design Power (W)	8Vin Total Power (W)	20Vin Design Power (W) [5]	20Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	31.30	31.30	31.30	31.30	0.28	1.57	-	-
2	LPDDR5	2	0.90	1.80	0.90	1.80	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.63	0.63	1.84	1.84	5.2	-	-	-
4	CPU/GPU/CV Inductor	1	0.42	0.42	1.23	1.23	-	-	-	155
5[4]	SoC Dual Package MOSFET	1	0.32	0.32	0.59	0.59	5.2	-	-	-
6	SoC Inductor	1	0.22	0.22	0.40	0.40	-	-	-	155
7	VDD2 Regulator	1	0.10	0.10	0.21	0.21	-	-	-	-
8	5V Regulator	1	0.18	0.18	0.58	0.58	10	4.2	-	-
9	5V Inductor	1	0.12	0.12	0.39	0.39	-	-	-	155
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	-	-	-	-
11	QSPI	1	0.07	0.07	0.07	0.07	-	-	-	-
12	VDD2 Inductor	1	0.07	0.07	0.14	0.14	-	-	-	155
13[2]	PCB	1	0.23	0.23	0.59	0.59	-	-	-	-
						39.67	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 20V module input voltage. 8V input power for each use case will be lower due to a higher regulator efficiency up to a maximum of 40 W total board power.
6. For MAXN_Super power mode, the thermal specifications follow the ones that are outlined for the 40W Operational Mode in Table 3-4.
7. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Note: MAXN_Super increases the performance by increasing the clocks on the GPU and DLA. Refer to the link for details.

Table 3-5. Jetson Orin NX 8GB Thermal Performance for 20 W Operation Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	20Vin Design Power (W) [5]	20Vin Total Power (W)	Rj-c ($^oC/W$)	Rj-b ($^oC/W$)	Thermal K Value (W/m^oC)	Tcase (^oC)
1	Orin SoC	1	15.90	15.90	15.90	15.90	0.165	1.543	-	-
2	LPDDR5	2	0.90	1.80	0.90	1.80	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.46	0.46	0.81	0.81	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.31	0.31	0.54	0.54	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.32	0.32	0.59	0.59	5.2	15.6	-	145
6	SoC Inductor	1	0.22	0.22	0.40	0.40	-	-	4	155
7	VDD2 Regulator	1	0.10	0.10	0.21	0.21	-	-	4	150
8	5V Regulator	1	0.18	0.18	0.58	0.58	12	4	-	120
9	5V Inductor	1	0.12	0.12	0.39	0.39	-	-	4	125
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	16.9	14	-	115
11[4]	QSPI	1	0.07	0.07	0.07	0.07	8.3	34.8	-	110
12	VDD2 Inductor	1	0.07	0.07	0.14	0.14	-	-	4	155
13[2]	PCB	1	0.17	0.17	0.17	0.17	-	-	-	-
				20.25	= Total Dissipated Power					

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on “Uniform heat loading of die.” In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 5V module input voltage. 20V input power for each use case will be higher due to a lower regulator efficiency up to a maximum of 20 W total board power.
6. For MAXN power mode, the thermal specifications follow the ones that are outlined for the 20W Operational Mode in Table 3-5.
7. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-6. Jetson Orin NX 8GB Thermal Performance for 15 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	Total Power (W)	20Vin Design Power (W) [5]	Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	11.80	11.80	11.80	11.80	0.147	1.529	-	-
2	LPDDR5	2	0.75	1.5	0.75	1.5	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.33	0.33	0.61	0.73	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.22	0.22	0.40	0.49	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.28	0.28	0.55	0.52	5.2	15.6	-	145
6	SoC Inductor	1	0.19	0.19	0.37	0.37	-	-	4	155
7	VDD2 Regulator	1	0.08	0.08	0.17	0.17	-	-	4	150
8	5V Regulator	1	0.13	0.13	0.57	0.57	12	4	-	120
9	5V Inductor	1	0.09	0.09	0.38	0.38	-	-	4	125
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	16.9	14	-	115
11	QSPI	1	0.07	0.07	0.07	0.07	8.3	34.8	-	110
12	VDD2 Inductor	1	0.05	0.05	0.11	0.11	-	-	4	155
13[2]	PCB	1	0.11	0.11	0.11	0.11	-	-	-	-
				15.38	= Total Dissipated Power					

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 5V module input voltage. 20V input power for each use case will be higher due to a lower regulator efficiency up to a maximum of 15 W total board power
6. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-7. Jetson Orin NX 16GB and 8GB Thermal Performance for 10 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

							Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	20Vin Design Power (W) [5]	20Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	7.20	7.20	7.20	7.20	0.21	1.72	-	-
2	LPDDR5	2	0.50	1.00	0.50	1.00	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.18	0.18	0.32	0.32	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.12	0.12	0.22	0.22	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.16	0.16	0.31	0.31	5.2	15.6	-	145
6	SoC Inductor	1	0.11	0.11	0.21	0.21	-	-	4	155
7	VDD2 Regulator	1	0.06	0.06	0.12	0.12	-	-	4	150
8	5V Regulator	1	0.13	0.13	0.55	0.55	12	4	-	120
9	5V Inductor	1	0.09	0.09	0.36	0.36	-	-	4	125
10	Realtek 1G ENET PHY	1	0.53	0.53	0.53	0.53	16.9	14	-	115
11	QSPI	1	0.07	0.07	0.07	0.07	8.3	34.8	-	110
12	VDD2 Inductor	1	0.04	0.04	0.08	0.08	-	-	4	155
13[2]	PCB	1	0.06	0.06	0.06	0.06	-	-	-	-
				9.75	= Total Dissipated Power					

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. Operational Mode power estimates are based on a 5V module input voltage. 20V input power for each use case will be higher due to a lower regulator efficiency up to a maximum of 10 W total board power.
6. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-8. Jetson Orin Nano 8GB Thermal Performance for 25 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

					Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	20.20	20.20	0.32	1.68	-	-
2	LPDDR5	2	0.75	1.50	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.93	0.93	5.2	-	-	-
4	CPU/GPU/CV Inductor	1	0.62	0.62	-	-	-	155
5[4]	SoC Dual Package MOSFET	1	0.24	0.24	5.2	-	-	-
6	SoC Inductor	1	0.16	0.16	-	-	-	155
7	Realtek 1G ENET PHY	1	0.53	0.53	-	-	-	-
8	QSPI	1	0.07	0.07	-	-	-	-
9[2]	PCB	1	0.29	0.29	-	-	-	-
				24.54	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. For MAXN_Super power mode, the thermal specifications follow the ones that are outlined for the 25W Operational Mode in Table 3-8.
6. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Note: MAXN_Super increases the performance by increasing the clocks on the GPU, CPU, and DRAM. Refer to the link for details.

Table 3-9. Jetson Orin Nano 8GB Thermal Performance for 15 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

					Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	11.80	11.80	0.187	1.689	-	-
2	LPDDR5	2	0.75	1.50	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.39	0.39	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.26	0.26	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.24	0.24	5.2	15.6	-	145
6	SoC Inductor	1	0.16	0.16	-	-	4	155
7	Realtek 1G ENET PHY	1	0.53	0.53	16.9	14	-	115
8	QSPI	1	0.07	0.07	8.3	34.8	-	110
9[2]	PCB	1	0.11	0.11	-	-	-	-
				15.06	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-10. Jetson Orin Nano 8GB Thermal Performance for 7 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

					Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	5.00	5.00	0.209	2.008	-	-
2	LPDDR5	2	0.35	0.70	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.10	0.10	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.07	0.07	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.15	0.15	5.2	15.6	-	145
6	SoC Inductor	1	0.10	0.10	-	-	4	155
7	Realtek 1G ENET PHY	1	0.53	0.53	16.9	14	-	115
8	QSPI	1	0.07	0.07	8.3	34.8	-	110
9[2]	PCB	1	0.05	0.05	-	-	-	-
				6.77	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Table 3-11. Jetson Orin Nano 4GB Thermal Performance for 25 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

					Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	20.20	20.20	0.27	1.56	-	-
2	LPDDR5	1	0.50	0.50	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.93	0.93	5.2	-	-	-
4	CPU/GPU/CV Inductor	1	0.62	0.62	-	-	-	155
5[4]	SoC Dual Package MOSFET	1	0.29	0.29	5.2	-	-	-
6	SoC Inductor	1	0.19	0.19	-	-	-	155
7	Realtek 1G ENET PHY	1	0.53	0.53	-	-	-	-
8	QSPI	1	0.07	0.07	-	-	-	-
9[2]	PCB	1	0.27	0.27	-	-	-	-
				23.6	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. For MAXN_Super power mode, the thermal specifications follow the ones that are outlined for the 25W Operational Mode in Table 3-11.
6. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

Note: MAXN_Super increases the performance by increasing the clocks on the GPU, CPU, and DRAM. Refer to the link for details.

Table 3-12. Jetson Orin Nano 4GB Thermal Performance for 10 W Operational Mode

Components that will be contacted and must be monitored

Components that must be monitored

Miscellaneous

					Thermal Specifications			
Comp # on Map	Description	Qty	5Vin Design Power (W)	5Vin Total Power (W)	Rj-c (°C/W)	Rj-b (°C/W)	Thermal K Value (W/m°C)	Tcase (°C)
1	Orin SoC	1	6.90	6.90	0.218	1.722	-	-
2	LPDDR5	1	0.50	0.50	1.2	8.8	-	85
3[4]	CPU/GPU/CV Dual Package MOSFET	1	0.20	0.20	5.2	15.6	-	145
4	CPU/GPU/CV Inductor	1	0.13	0.13	-	-	4	155
5[4]	SoC Dual Package MOSFET	1	0.29	0.29	5.2	15.6	-	145
6	SoC Inductor	1	0.19	0.19	-	-	4	155
7	Realtek 1G ENET PHY	1	0.53	0.53	16.9	14	-	115
8	QSPI	1	0.07	0.07	8.3	34.8	-	110
9[2]	PCB	1	0.06	0.06	-	-	-	-
				8.87	= Total Dissipated Power			

Notes:

1. For components, which do not show Rj-c and Rj-b values in the table. It should be modeled as a single block with bulk thermal conductivity specified in the table.
2. For PCB thermal properties, use orthogonal thermal conductivity kX= 55 W/mK, kY = 55 W/mK and kZ = 2 W/mK.
3. Thermal model for Orin package is based on "Uniform heat loading of die." In practice, the die will be non-uniformly loaded depending on the type of workload running on the die. Designers must account for adequate margin when designing a thermal solution.
4. Thermal specifications are preliminary estimates and will be updated in the next release.
5. For components that must be monitored, attach an external thermocouple to the component to ensure the case temperature remains below the Tcase limit during thermal validation.

The components to be monitored in Table 3-1 through Table 3-12 should be instrumented to measure case temperature while the system is running heavy use caseloads and in the maximum temperature environment the system will have to be operated in. If any component exceeds the specified thermal specifications changes will be required:

- Maximum environmental temperature lowered.
- Maximum use cases reduced to lower device temperatures.
- Thermal solution required for the devices that exceed thermal specification.

WARNING: If devices other than the SoC contact the heat sink (through TIM material), they must still be instrumented to ensure that the case temperature is not higher due to heat from the heat sink due to SoC heat being transferred to the other device.

The required system thermal performance can be determined based on the ambient temperature conditions and TMP level required by the customer. Consider the following example:

$$T.amb = 55°C$$

$T.SoC = 95.00°C$ (Targeting $4°C$ T.SoC headroom to account for sensor inaccuracy and possible T_j fluctuations resulting from workload variation).

$P_{TMP} = 25W$

The heat sink thermal performance requirement for these conditions.

$$\rightarrow Rj - a = \frac{95°C - 55°C}{25W} = 1.60\,\frac{°C}{W}$$

In this example, a 1.60 °C/W thermal solution is expected to be sufficient to maintain the Orin SoC within the maximum temperature specification as detailed in Table 2-1. In addition to this, the customer is responsible to verify all other components of the module within their maximum temperature specifications as detailed in Table 3-1.

3.1.2 Jetson Orin Module Thermal Design Details

The customer is responsible for the following items:

- Thermal Solution: A system thermal solution capable of cooling the appropriate amount of TMP for the target workload.
- TIM: The customer is responsible for providing the TIM between the Jetson Orin module and customer's system level thermal solution. For best thermal performance, the TIM should provide low thermal impedance within the mechanical, reliability, and cost constraints of the customer's product.
- Maximum Temperature: To ensure that the maximum Orin SoC operating temperature is less than the value specified in Table 2-1, and the maximum component temperatures on the PCB must not exceed the values specified in Table 3-1 through Table 3-12.
- Example thermal stack up is shown in Figure 3-5.

Figure 3-5. Thermal Stack-UP Schematic



3.1.3 Customer Thermal Solution

The customer's thermal solution is the mechanical element that interfaces to the Jetson Orin module and provides cooling. A variety of thermal solution configurations are possible depending on the customer's chassis design. In all cases, however, the following recommendations are applicable:

- Good contact of the thermal solution to the Orin SoC is critical for maximizing the thermal performance of the Jetson Orin module. The Orin SoC consumes the majority of the TMP.
- Customer must determine if system thermal solution must contact all or select components on the PCB to make sure that they are maintained within the maximum temperature specifications listed in Table 2-1 and Table 3-1 through Table 3-12.

3.1.4 Temperature Cycling

Long-term reliability of all solder interconnects is negatively impacted by temperature cycling. It is the customer's responsibility to minimize the component's exposure to temperature cycling and not to exceed what the component is qualified for. The NVIDIA graphics and core logic components are qualified to JEDEC standard JESD47.

Note: NVIDIA recommends that customers refer to JESD94B (*Application Specific Qualification Using Knowledge Based Test Methodology*) for more information.

3.2 Mechanical Information

Refer to the Jetson Orin module mechanical drawing for the exact module dimensions. This will determine how to interface the module board with the system thermal solution and ensure mechanical compatibility.

3.2.1 Heat Sink Mounting Guidelines

As noted in the thermal section, the mechanical design of the system must ensure good contact between the thermal solution, Orin, and the module board. The module board is provided with mounting holes to accommodate mounting options for a suitable heat sink.

Figure 3-6. Module Board with Mounting Features



The following guidelines should be followed to ensure good mechanical and thermal contact between the chassis thermal solution and the module board.

- Four holes (Ø 3.2 mm) are provided near Orin (shown in Figure 3-6) and two holes (Ø 2.75 mm) on the edge opposite to edge connector (shown in Figure 3-7).
- All holes are NPTH with annular ground pads. These holes can be used for system mount as well as heat sink mount based on individual customer design intents.
- Shoulder screws can be used for all mounting hole locations to prevent thread damaging the board.
- Maximum mounting force for the thermal solution is 10.8 kgf.
- There is a keepout area behind the module board to allow for backplate to support the board while the heat sink is mounted from top side.
- Figure 3-7 illustrates where the module provides room for the backplate should the design require a backplate to assist in stiffening the board and for mounting and locking features. The outline shows the keepout area for the backplate on backside of the module.

Figure 3-7. Module Board PCB Back Support Keepout Area



3.2.2 Assembly Guidelines

The Jetson Orin module comes with JEDEC standard 260 DDR4 SODIMM 0.5MM pitch edge connector and is provided to interface with 260 PIN DDR SODIMM SOCKET WITH 0.5MM PICTH, based on SO-018.

Orientation of the unit is to be aligned with the connector and secured to the baseboard. Suggested hardware for mounting the module to the baseboard is the use of standoff between the two boards and anchored with screw on each board.

Here are some suggested assembly guidelines.

1. Assemble the heat sink and fan if needed on the module board.
2. Install the Jetson Orin module.
   a). Baseboard with suitable standoff based on SODIMM connector height.
   b). Insert module at an angle of 25 to 35 degrees into the SODIMM connector.
   c). Arc down the module board until it latches to the SODMM connector.
   d). Secure the Jetson Orin module to the baseboard with screws onto the standoff or spacer.

Chapter 4. Thermal Design Guidelines

4.1 3D Component Envelope

NVIDIA provides a 3D CAD file (STP format) of the Jetson Orin module on the downloads section of the “NVIDIA Developers Website.”

It provides a 3D CAD model that shows an envelope that the board components will not exceed. Any heat sink should be designed to not intrude into the envelope. The heat sink should be referenced to the SoC die area (Highlighted).

Figure 4-1. Jetson Orin Module System 3D CAD Envelope View



4.2 Heat Sink Design

There are typically two types of heat sink attachments:

- Die referenced.
- PCB referenced.

The following sections show the differences between the two types. Jetson Orin module should use a die-referenced design. The SoC is the main component that should be contacted and provided with a thermal solution. Other components should not require any thermal solution but can be provided if necessary.

For components other than SoC, customers should make sure that they do not exceed the maximum temperature limit specification provided in Table 3-1 and Table 3-3.

WARNING: Adding thermal material to components other than the SoC may increase their case temperature due to heat transfer from the SoC and they may exceed their maximum limits.

4.2.1 Die Referenced

The die referenced heat sink attachment is the preferred design for Jetson Orin module.

- Heat sink contact is referenced to top of SoC die.
- Use nearby mounting holes to minimize board flex.
- Springs (if used, but they are not shown) may be located either above the heat sink or below the PCB.
- Bondline typically controlled by achievable pressure, TIM compressibility, and TIM filler particle size.
- Better control of pressure applied at the die.

Figure 4-2. Preferred Die Referenced Heat Sink Example



4.2.2 PCB Referenced

The PCB referenced heat sink attachment is not the preferred design for Jetson Orin module.

- Tolerance loop includes (at least) the package height and heat sink base height.
- TIM thickness determined by tolerance stack up.
- Optionally uses corner mounting holes in PCB.
- Up to 10x the TIM bondline thickness of a die-refenced design.
- May cause PCB warpage due to tolerance deltas.

Figure 4-3. Not Preferred PCB Referenced Heat Sink Example



4.3 Heat Sink Assembly Guidelines

This section discusses the heat sink assembly guidelines for Jetson Orin module.

4.3.1 Die Pressure

For all types of heat sinks, the amount of pressure applied to the SoC die is critical. If too much pressure is applied the die may crack. The pressure must be applied evenly across the die.

> **!** CAUTION: During assembly to maintain a constant pressure, do not completely tighten the heat sink mounting screws on one corner at a time. Instead do small adjustments on each screw in a round robin manner.

For Jetson Orin module, the maximum pressure that can be applied to the Orin die is 60 PSI.

4.3.2 PCB Flex

The amount of die pressure combined with the heat sink attachment may cause the PCB to flex in some circumstances. If the board flexes too much this may cause a variety of issues.

- PCB failure
- Component ball and pin cracks

Any bending and/or flexing of the PCBA should not cause a 500 or above microstrain within 5mm of Orin.

Figure 4-4. PCB Flex



PCB Flex

4.4 Thermal Material

For best thermal transfer, a thin bondline TIM material should be used between the SoC die and the thermal solution.

- Uniform thickness of this TIM material is required to provide consistent thermal results.
- Die referenced design will help enable a thin bondline between SoC and heat sink.

For other components (if needed), a compressible TIM material (GAP pads) can be used between the thermal solution and other components. Customers should request Force vs Deflection curves from gap filler vendors of their choice based on their design requirements and use adequate compression force.

If used, ensure that compression force does not create pressure greater than recommended on the SoC die or cause PCB warpage beyond the allowable limit.

4.5 Recommended Solution

Design a die referenced thermal solution based on the 3D CAD model provided.

Do not exceed the maximum supported pressure on the SoC die. If absolutely required, use compressible TIM material (GAP fillers) for other component contact to fill the gap between the heat sink and the component. Ensuring that other components do not exceed their rated specification.

Figure 4-5. Recommended TIM Placement



Chapter 5. Thermal Management

5.1 Temperature Monitoring

The Jetson Power GUI is a graphical user interface tool for monitoring the power and thermal status of Jetson platforms. The tool reports various powers and thermal related information that would help the user to understand power and thermal behavior of Jetson platforms.

To run Jetson Power GUI:

1. Click the nvpmodel graphical user interface represented by an NVIDIA icon on the right side the Ubuntu desktop's top bar.
2. Click the "Run Jetson Power GUI" submenu



5.2 Fan Control

The Jetson Orin module can be configured to control a system fan. Pulse width modulation (PWM) output and tachometer input are supported. Jetson Orin module has configurable fan control of step-based speed control with hysteresis, as shown in Figure 5-1 and Figure 5-2.

Two different fan mode settings are available for better user experience. The two fan modes are "Quiet Mode" and "Cool Mode" respectively. The default fan mode is set to "Quiet Mode." The default fan curve settings for the "Quiet Mode" are listed in Table 5-1. The default fan curve settings for the "Cool Mode" are listed in Table 5-2. Note that PWM is configured on a 2^8 scale, with 255 being equivalent to 100% duty cycle.

Figure 5-1. Fan Control Algorithm for “Quiet Mode”



Table 5-1. Default Fan Control Parameters for “Quiet Mode”

Tmargin[2]	PWM	Hysteresis[2] (°C)
46	130	8
60	160	8
68	200	7
76	255	7

Notes:

[1]TMARGIN temperature is the difference between the maximum SoC temperature and the current weighted average of the thermal zones, where maximum SoC temperature = 105°C. Weighted average of thermal zones is defined as the average of the CPU, GPU, and SoC temperature zones in an equal ratio.

[2]TMARGIN in this example is disabled. When TMARGIN is disabled fan is controlled by a weighted average of the thermal zones. Fan control architecture is subject to change with next software GA release.

Figure 5-2. Fan Control Algorithm for “Cool Mode”



Table 5-2. Default Fan Control Parameters for “Cool Mode”

Tmargin[2]	PWM	Hysteresis[2] (°C)
35	140	8
45	170	8
53	200	7
61	255	7

Notes:

[1]TMARGIN temperature is the difference between the maximum SoC temperature and the current weighted average of the thermal zones, where maximum SoC temperature = 105°C. Weighted average of thermal zones is defined as the average of the CPU, GPU, and SoC temperature zones in an equal ratio.

[2]TMARGIN in this example is disabled. When TMARGIN is disabled fan is controlled by a weighted average of the thermal zones. Fan control architecture is subject to change with next software GA release.

Custom fan settings can be implemented if needed. Refer to the *Platform Adaptation and Bring-up Guide* for details.

5.3 Orin SoC Maximum Operating Temperature

The recommended operating temperature limit is the threshold at which the module will operate without performance reduction. These temperatures are listed in Table 2 1 and cannot be adjusted. The customer's tolerance for performance reduction should determine the amount of T_j operating headroom in the thermal solution design to accommodate the temperature sensor accuracy of ± 3°C.

Software thermal management operates as follows:

- When the measured temperature is at or below the operating temperature threshold, software T_j thermal management is not engaged. The system is free to vary the system frequencies and voltages.
- When the measured temperature reaches the thermal management threshold, the internal thermal sensors generate an interrupt to software. At this point, the software thermal management algorithm engages and begins periodically performing the following operations:
  - Polling temperature.
  - Running a thermal management control algorithm to calculate the throttle degree, indicating the amount of throttling to apply during the next period.
  - Throttling the system to the level of throttling indicated by the throttling control algorithm. Throttling is applied through limits on the clock frequency of high-power units such as the CPU and GPU. Higher throttling degree results in lower frequency limits. DVFS policies operate within these frequency limits.
- Software thermal management remains in operation until the Orin SoC temperature has returned to a value below the throttling threshold and throttling degree has returned to zero.

Note: Power fluctuations that induce T_j fluctuations above the software thermal management thresholds will cause temporary clock reductions. Power fluctuations in the target workload should be evaluated for their potential to cause temperature to fluctuate above the software threshold.

5.4 Orin SoC Hardware Thermal Throttling

If software thermal management is not able to maintain the Orin SoC temperature, then hardware thermal throttling will engage to prevent thermal shutdown. To help avoid thermal shutdown conditions without being overly conservative, Orin SoC has hardware-engaged clock throttling mechanisms that are used as a last resort to prevent shutdown conditions. This will lower the Orin SoC temperature, but it will also significantly reduce the overall Orin SoC performance. The Orin SoC throttle settings cannot be altered. NVIDIA implements these settings are to meet safety and reliability standards.

5.5 Orin SoC Shutdown Temperature

Orin SoC is rated to operate at a junction temperature not to exceed 105°C. Orin SoC has hardware shutdown mechanisms that enforce this limit by automatically halting the system when this temperature is exceeded.

The shutdown temperature should not be reached at any time during normal operation. It may occur if cooling system components are broken, jammed, or otherwise unable to cool the Orin SoC under worst-case conditions. If a thermal shutdown event is triggered, then a major fault in the Jetson Orin module or system cooling solution has occurred. Thermal shutdown can be initiated by any of the sensors listed in Table 2-1. Using multiple sensors enables operation closer to the temperature limit without compromising reliability by reducing the uncertainty associated with the hotspot location.

The following thermal shutdown mechanism has been implemented:

Internal sensor-based shutdown. Failsafe thermal shutdown is guaranteed by using the SHUTDOWN signal directly from Orin SoC to the PMIC. After the failsafe shutdown, the user will have to manually turn the system on by pressing the power button or equivalent input.

The Orin SoC shutdown settings cannot be altered. NVIDIA implements these settings to meet safety and reliability standards.

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation (“NVIDIA”) makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer (“Terms of Sale”). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer’s own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer’s sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer’s product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices.

THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, “MATERIALS”) ARE BEING PROVIDED “AS IS.” NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Trademarks

NVIDIA, the NVIDIA logo, Jetson, Jetson Orin Nano, and NVIDIA Orin are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2022-2025 NVIDIA Corporation. All rights reserved.