

Julia Levites, Sr. Product Manager, NVIDIA Stephen Jones, Sr. Solution Architect, NVIDIA




Titan: World's Fastest Supercomputer


18,688 Tesla K20X GPUs

27 Petaflops Peak: 90% of Performance from GPUs

17.59 Petaflops Sustained Performance on Linpack




Tesla K20 Family: 3x Faster Than Fermi



	Tesla K20X	Tesla K20
# CUDA Cores	2688	2496
Peak Double Precision Peak DGEMM	1.32 TF 1.22 TF	1.17 TF 1.10 TF
Peak Single Precision Peak SGEMM	3.95 TF 2.90 TF	3.52 TF 2.61 TF
Memory Bandwidth	250 GB/s	208 GB/s
Memory size	6 GB	5 GB
Total Board Power	235W	225W

Tesla K20 over Fermi Acceleration

Based on customer feedback



What customers say about K20

65% of the users who tried K20 got 2x or more speedup with K20 vs. Fermi without any code optimizations.



Tesla K20 GPU is 2.3x faster than Tesla M2070, and no change was required in our code!

I. Senocak, Associate Professor in Boise State Univ

The K20 test cluster was an excellent opportunity for us to run Turbostream. Right out of the box, we saw a 2x speed up."

G. Pullan, Lecturer, University of Cambridge

Optimizing for Kepler

Fermi code runs on Kepler as is

Better results – recompile code for Kepler

Best performance - tune code for Kepler http://developer.nvidia.com/cuda/cuda-toolkit

Test Drive K20 GPUs!

Experience The Acceleration

Try your code or GPU accelerated application today

Sign up for FREE K20 GPU Test
Drive on remotely hosted clusters
www.nvidia.com/GPUTestDrive



Test Drive K20 GPUs!

Experience The Acceleration

- Try your code or GPU accelerated application today
- Sign up for FREE K20 GPU Test Drive on remotely hosted clusters
 www.nvidia.com/GPUTestDrive




Registration is Open!

March 18-21, 2013 | San Jose, CA

GPU TECHNOLOGY CONFERENCE

- Four days
- Three keynotes
- 300+ sessions
- One day of pre-conference developer tutorials
- 100+ research posters
- Lots of networking events and opportunities

Visit www.gputechconf.com for more info.




The Kepler GK110 GPU

Performance

Efficiency


Programmability



Kepler GK110 Block Diagram

Architecture

- 7.1B Transistors
- 15 SMX units
- > 1 TFLOP FP64
- 1.5 MB L2 Cache
- 384-bit GDDR5



Kepler GK110 SMX vs Fermi SM





SMX																			
Instruction Cache																			
Warp Scheduler Warp Scheduler Warp Scheduler																			
Dispatch Unit Dispatch Unit			Dispatch Unit Dispatch Unit				Dis	patch Ur	nit	Dispatch	Unit	Dispatch Unit Dispatch Ur			Unit				
=	+		-+			+		•			+		-+			+		-+	=
Register File (65,536 x 32-bit)																			
			DP Unit				DP Unit	LD/ST	SFU	-	-	2	DP Unit	-		-	DD Heit	LD/ST	2511
Core	Core	Core	DP UIIIL	Core	Core	Core	DF OIII	LUIST	SFU	Core	Core	Core	DP UIII	Core	Core	Core	DF OIII	LU/SI	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
	Interconnect Network 64 KB Shared Memory / L1 Cache																		
48 KB Read-Only Cache																			
	Tex		Tex			Tex		Tex	1		Tex		Tex			Tex		Tex	
	Tex		Tex			Tex Tex			Tex Tex			Tex Tex							

SMX Balance of Resources

Resource	Kepler GK110 vs Fermi
Floating point throughput	2-3x
Max Blocks per SMX	2x
Max Threads per SMX	1.3x
Register File Bandwidth	2x
Register File Capacity	2x
Shared Memory Bandwidth	2x
Shared Memory Capacity	1x

New ISA Encoding: 255 Registers per Thread

- Fermi limit: 63 registers per thread
 - A common Fermi performance limiter
 - Leads to excessive spilling
- Kepler: Up to 255 registers per thread
 - Especially helpful for FP64 apps
 - Spills are eliminated with extra registers

New High-Performance SMX Instructions

SHFL (shuffle) -- Intra-warp data exchange

ATOM -- Broader functionality, Faster


Compiler-generated, high performance instructions:

- □ bit shift
- □ bit rotate
- ☐ fp32 division
- ☐ read-only cache

New Instruction: SHFL

Data exchange between threads within a warp

- Avoids use of shared memory
- One 32-bit value per exchange
- 4 variants:



SHFL Example: Warp Prefix-Sum

```
global void shfl_prefix_sum(int *data)
                                                                   3
                                                                                        3
                                                                                             9
                                                                                   6
 int id = threadIdx.x;
 int value = data[id];
                                               n = shfl up(value, 1)
 int lane id = threadIdx.x & warpSize;
                                                        value += n
                                                                   3
                                                                        11
                                                                             10
                                                                                             12
                                                                                                  10
                                                                                   8
                                                                                        9
 // Now accumulate in log2(32) steps
                                               n = \__shfl_up(value, 2)
 for(int i=1; i<=width; i*=2) {
        int n = __shfl_up(value, i);
                                                        value += n
                                                                        11
                                                                             13
                                                                                  19
                                                                                        19
                                                                                             20
                                                                                                  19
                                                                                                       17
        if(lane id >= i)
                  value += n;
                                               n = shfl up(value, 4)
                                                        value += n
                                                                        11
                                                                             13
                                                                                  19
                                                                                             31
                                                                                                  32
                                                                                                       36
     Write out our result
  data[id] = value;
```

ATOM instruction enhancements

Added int64 functions to match existing int32


Atom Op	int32	int64
add	X	X
cas	X	X
exch	X	X
min/max	X	$\left(\begin{array}{c} \mathbf{X} \end{array} \right)$
and/or/xo r	X	X

- 2 10x performance gains
 - Shorter processing pipeline
 - More atomic processors
 - Slowest 10x faster
 - Fastest 2x faster

High Speed Atomics Enable New Uses

Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)




Without Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- 3. Output is N values
- 4. Second launch of N threads, reduces outputs to single value

High Speed Atomics Enable New Uses

Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)



With Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- 3. Write output directly via atomic. No need for second kernel launch.


Texture performance

Texture :

- Provides hardware accelerated filtered sampling of data (1D, 2D, 3D)
- Read-only data cache holds fetched samples
- Backed up by the L2 cache


SMX vs Fermi SM :

- 4x filter ops per clock
- 4x cache capacity



Texture Cache Unlocked

- Added a new path for compute
 - Avoids the texture unit
 - Allows a global address to be fetched and cached
 - Eliminates texture setup
- Why use it?
 - Separate pipeline from shared/L1
 - Highest miss bandwidth
 - Flexible, e.g. unaligned accesses
- Managed automatically by compiler
 - "const __restrict" indicates eligibility



const __restrict Example

- Annotate eligible kernel parameters with const __restrict
- Compiler will automatically map loads to use read-only data cache path

Kepler GK110 Memory System Highlights

- Efficient memory controller for GDDR5
 - Peak memory clocks achievable
- More L2
 - Double bandwidth
 - Double size
- More efficient DRAM ECC Implementation
 - DRAM ECC lookup overhead reduced by 66% (average, from a set of application traces)

Improving Programmability

Library Calls from Kernels


Simplify CPU/GPU Divide

Batching to Help Fill GPU

Dynamic Load Balancing

Data-Dependent Execution

Recursive Parallel Algorithms




What is Dynamic Parallelism?

The ability to launch new grids from the GPU


- Dynamically
- Simultaneously
- Independently




What Does It Mean?



Data-Dependent Parallelism




Computational Power allocated to regions of interest




CUDA Today


CUDA on Kepler

Dynamic Work Generation Fixed Grid



Statically assign conservative worst-case grid






Dynamic Grid

Batched & Nested Parallelism

CPU-Controlled Work Batching

- CPU programs limited by single point of control
- Can run at most 10s of threads
- CPU is fully consumed with controlling launches




Multiple LU-Decomposition, Pre-Kepler


Batched & Nested Parallelism

Batching via Dynamic Parallelism


- Move top-level loops to GPU
- Run thousands of independent tasks
- Release CPU for other work



Batched LU-Decomposition, Kepler




Fermi Concurrency



Fermi allows 16-way concurrency

- Up to 16 grids can run at once
- But CUDA streams multiplex into a single queue
- Overlap only at stream edges

Kepler Improved Concurrency




Kepler allows 32-way concurrency

- One work queue per stream
- Concurrency at full-stream level
- No inter-stream dependencies




CPU Processes


Shared GPU































CPU Processes


Shared GPU








Hyper-Q: Simultaneous Multiprocess




Without Hyper-Q




Time

With Hyper-Q



Time



Whitepaper: http://www.nvidia.com/object/nvidia-kepler.html