# Inside Kepler

World's Fastest and Most Efficient Accelerator

Julia Levites, Sr. Product Manager, NVIDIA Stephen Jones, Sr. Solution Architect, NVIDIA



### **Titan: World's Fastest Supercomputer**

18,688 Tesla K20X GPUs

27 Petaflops Peak: 90% of Performance from GPUs

17.59 Petaflops Sustained Performance on Linpack

### Tesla K20 Family: 3x Faster Than Fermi

Ρ



	Tesla K20X	Tesla K20
# CUDA Cores	2688	2496
eak Double Precision Peak DGEMM	1.32 TF 1.22 TF	1.17 TF 1.10 TF
Peak Single Precision Peak SGEMM	3.95 TF 2.90 TF	3.52 TF 2.61 TF
Memory Bandwidth	250 GB/s	208 GB/s
Memory size	6 GB	5 GB
Total Board Power	235W	225W

### Tesla K20 over Fermi Acceleration Based on customer feedback

National Research Council , Italy	Boltzman Method	3.5x
CP³-Origins, Syddansk U.	High Energy Physics	2.8x
Universidade Federal Fluminense	Nbody	2.5x
Moscow Inst. of Physics & Tech.	Molecular Dynamics	2.4x
Kazan Federal University	Stencil Convolution	2.2x
KAUST	Electromagnetism Prop.	2.2x
		0 0.5 1 1.5 2 2.5 3 3.5 4

### What customers say about K20

65% of the users who tried K20 got 2x or more speedup with K20 vs. Fermi without any code optimizations.



Tesla K20 GPU is 2.3x faster than Tesla M2070, and no change was required in our code!

I. Senocak, Associate Professor in Boise State Univ

<sup>66</sup> The K20 test cluster was an excellent opportunity for us to run Turbostream. Right out of the box, we saw a 2x speed up.

G. Pullan, Lecturer, University of Cambridge

## **Optimizing for Kepler**



### Better results – recompile code for Kepler



Best performance - tune code for Kepler http://developer.nvidia.com/cuda/cuda-toolkit

### **Test Drive K20 GPUs!** Experience The Acceleration



Try your code or GPU accelerated application today



Sign up for FREE K20 GPU Test Drive on remotely hosted clusters <u>www.nvidia.com/GPUTestDrive</u>



### Test Drive K20 GPUs!

**Experience The Acceleration** 

Try your code or GPU accelerated application today

Sign up for FREE K20 GPU Test Drive on remotely hosted clusters <u>www.nvidia.com/GPUTestDrive</u>



#### Registration is Open! March 18-21, 2013 | San Jose, CA



- Four days
- Three keynotes
- 300+ sessions
  - One day of pre-conference developer tutorials
- 100+ research posters
- Lots of networking events and opportunities

Visit <u>www.gputechconf.com</u> for more info.

# Inside Kepler

World's Fastest and Most Efficient Accelerator

**Stephen Jones, Sr. Solution Architect, NVIDIA** 



### The Kepler GK110 GPU



### Kepler GK110 Block Diagram

#### Architecture

- **7.1B** Transistors
- 15 SMX units
- > 1 TFLOP FP64
- 1.5 MB L2 Cache
- 384-bit GDDR5



### Kepler GK110 SMX vs Fermi SM

SM	SM						
Instruction Cache							
War	Warp Scheduler Warp Scheduler						
Dis	ipatch U	nit	Dispatch Unit				
	+	-		+			
1	Registe						
+	-	-	+		+		
Core	Core	Core	Core	LD/ST			
Core	Core	Core	Core	LD/ST	SPU		
Core	Core	Core	Core	LD/ST			
Core	Core	Core	Core	LD/ST LD/ST	SPU		
Core	Core	Core	Core	LD/ST			
Core	Core	Core	Core	LD/ST	and		
Core	Core	Core	Core	LD/ST			
Core	Core	Core	Core	LD/ST	Sru		
Interconnect Network							
64 KB Shared Memory / L1 Cache							
Uniform Cache							
Tex Tex Tex Tex							
Texture Cache							



MX Instruction Cooke																			
Warn Scheduler Warn Scheduler						Warp Scheduler Warp Scheduler													
Diepatch Unit Diepatch Unit			Dispately Unit Dispately Unit				Warp Scheduler				Die	Rissets Unit							
							spatch Unit Di		patch Unit		Uispatch Unit					+			
Register File (65,536 x 32-bit)																			
÷	* * * * * * * * * * * * * * * * * * * *								+										
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	t LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Соге	Соге	DP Unit	Core	Core	Core	DP Uni	t LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	t LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Соге	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	t LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	it LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	t LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Uni	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Ur	nit LD/ST	SFU
0000	×>>>>>	0000	0000000		00000		00000	0001nté	rconne	et Net	work	00000	20000000		000000	XXXXXX	00000	×××××××××	00000
64 KB Shared Memory / L1 Cache																			
48 KB Read-Only Cache																			
	Tex	ſ	Tex			Tex		Tex	(		Tex	ſ	Tex			Тех		Tex	:
	Tex		Tex			Tex		Tex	(		Tex		Tex			Tex		Tex	

### **SMX Balance of Resources**

Resource	Kepler GK110 vs Fermi
Floating point throughput	2-3x
Max Blocks per SMX	<b>2</b> x
Max Threads per SMX	1.3x
Register File Bandwidth	<b>2</b> x
Register File Capacity	<b>2</b> x
Shared Memory Bandwidth	<b>2</b> x
Shared Memory Capacity	1x

### New ISA Encoding: 255 Registers per Thread

#### Fermi limit: 63 registers per thread

- A common Fermi performance limiter
- Leads to excessive spilling

#### Kepler : Up to 255 registers per thread

- Especially helpful for FP64 apps
- Spills are eliminated with extra registers

### **New High-Performance SMX Instructions**

#### SHFL (shuffle) -- Intra-warp data exchange

#### **ATOM -- Broader functionality, Faster**

Compiler-generated, high performance instructions:

- □ bit shift
- □ bit rotate
- □ fp32 division
- □ read-only cache

### **New Instruction: SHFL**

#### Data exchange between threads within a warp

- Avoids use of shared memory
- One 32-bit value per exchange
- 4 variants:



### SHFL Example: Warp Prefix-Sum



### **ATOM instruction enhancements**

Added int64 functions to match existing int32

Atom Op	int32	int64
add	X	X
cas	X	X
exch	X	X
min/max	X	$(\mathbf{X})$
and/or/xo r	X	X

- 2 10x performance gains
  - Shorter processing pipeline
  - More atomic processors
  - Slowest 10x faster
  - Fastest 2x faster

### High Speed Atomics Enable New Uses

#### Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)



#### Without Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- 3. Output is N values
- 4. Second launch of N threads, reduces outputs to single value

### **High Speed Atomics Enable New Uses**

#### Atomics are now fast enough to use within inner loops

Example: Data reduction (sum of all values)



#### With Atomics

- 1. Divide input data array into N sections
- 2. Launch N blocks, each reduces one section
- Write output directly via atomic.
   No need for second kernel launch.

### **Texture performance**

#### Texture :

- Provides hardware accelerated filtered sampling of data (1D, 2D, 3D)
- Read-only data cache holds fetched samples
- Backed up by the L2 cache

#### SMX vs Fermi SM :

- 4x filter ops per clock
- 4x cache capacity



### **Texture Cache Unlocked**

#### Added a new path for compute

- Avoids the texture unit
- Allows a global address to be fetched and cached
- Eliminates texture setup
- Why use it?
  - Separate pipeline from shared/L1
  - Highest miss bandwidth
  - Flexible, e.g. unaligned accesses
- Managed automatically by compiler
  - "const \_\_restrict" indicates eligibility



### const \_\_\_restrict Example

}

- Annotate eligible kernel parameters with const \_\_restrict
- Compiler will automatically map loads to use read-only data cache path

```
// Compiler will automatically use texture
// for "input"
output[offset] = (input[offset] * x) + y;
```

### Kepler GK110 Memory System Highlights

#### Efficient memory controller for GDDR5

Peak memory clocks achievable

#### More L2

- Double bandwidth
- Double size
- More efficient DRAM ECC Implementation
  - DRAM ECC lookup overhead reduced by 66% (average, from a set of application traces)

### Improving Programmability



### What is Dynamic Parallelism?

#### The ability to launch new grids from the GPU

- Dynamically
- Simultaneously
- Independently



#### What Does It Mean?





#### GPU as Co-Processor

Autonomous, Dynamic Parallelism

### **Data-Dependent Parallelism**



**CUDA** Today

**CUDA on Kepler** 

### Dynamic Work Generation Fixed Grid



Initial Grid

Statically assign conservative worst-case grid

Dynamically assign performance where accuracy is required





Dynamic Grid

### Batched & Nested Parallelism

#### **CPU-Controlled Work Batching**

- CPU programs limited by single point of control
- Can run at most 10s of threads
- CPU is fully consumed with controlling launches



Algorithm flow simplified for illustrative purposes

### Batched & Nested Parallelism

#### **Batching via Dynamic Parallelism**

- Move top-level loops to GPU
- Run thousands of independent tasks
- Release CPU for other work



Algorithm flow simplified for illustrative purposes



Fermi

Kepler GK110

### Fermi Concurrency



#### Fermi allows 16-way concurrency

- Up to 16 grids can run at once
- But CUDA streams multiplex into a single queue
- Overlap only at stream edges

### **Kepler Improved Concurrency**



#### **Kepler allows 32-way concurrency**

- One work queue per stream
- Concurrency at full-stream level
- No inter-stream dependencies



CPU Processes Shared GPU



















CPU Processes Shared GPU









### Hyper-Q: Simultaneous Multiprocess



### Without Hyper-Q



·····

### With Hyper-Q



Time

►



Whitepaper: http://www.nvidia.com/object/nvidia-kepler.html