

## Project Goals


Efficient execution of data-parallel kernels on heterogeneous platforms

CUDA on multiple architectures: NVIDIA GPU, Multicore CPUs, Vector ISAs, and AMD GPUs

Performance scalability and portability

Developer Productivity

Sponsors: NSF, LogicBlox, NVIDIA




## Oncilla Hardware Infrastructure

- Prototype hardware to support non-coherent Global Address Spaces for accelerated data warehousing applications

-Oncilla will support efficient data movement through low-latency put/get operations between nodes using HT and EXTOLL interconnects

-Collaboration with University of Heidelberg, Polytechnic University of Valencia, AIC Inc., LogicBlox Inc.

-Sponsors: NVIDIA




## Ocelot Overview

Ocelot

- CUDA Runtime API
- Dynamic Compiler
- Translator
- Execution manager

PTX Emulation



Translate PTX kernels to architectures beyond GPUs


Link with existing CUDA applications

Execution on several architectures


Instrument and profile kernel execution

Explore novel GPU architectures


NVIDIA and AMD GPUs



LLVM Translation





x86 Multicore



available on Google Code: <http://code.google.com/p/gpuocelot>

## Performance Modeling [2]



Application metrics collected via: static analysis, instrumentation, emulation


Correlated metrics detected via Principal Component Analysis

Clusters of applications and machine models identified

Statistical performance model: predicted performance within 10%


## Non-GPU Execution Targets [3]

### Multicore CPU [3]




- Execute each CTA on a processor core
- Serialize threads within CTA, switch context at CTA-wide barriers
- Explore novel thread scheduling techniques

### Subkernel Formation




- Partition kernels into subkernels
- Translate subkernels lazily
- Schedule subkernels on different processors or functional units

## Vectorized Multicore Execution [6]




- Transform scalar kernel into vectorized kernel
- Execution of a control path is logically equivalent to executing several PTX threads
- Detect control divergence and exit to execution manager





## Workload Characteristics, Optimization, and Productivity Tools [1,4,5,7]

### PTX Emulation [1,4]





- Workload characterization
- Correctness Tools
- Performance Tuning
- Architecture research
- Cycle-accurate simulator driver



### Thread Frontiers [5]



### Checkpointing [5]



### Kernel Instrumentation [7]



## References

- [1] Kerr, Damos, Yalamanchili. "Workload Characterization of PTX Kernels." IISWC 2009
- [2] Kerr, Damos, Yalamanchili. "Modeling GPU-CPU Workloads." GPGPU-3 2010
- [3] Damos, Kerr, Yalamanchili. "Ocelot: A Dynamic Optimization Framework for Bulk-Synchronous Applications in Heterogeneous Systems." PACT 2010
- [4] Kerr, Damos, Yalamanchili. "GPU Application Development, Debugging, and Performance Tuning with GPU Ocelot" GPU Computing Gems vol. 2. 2011
- [5] Damos, A. Ashbaugh, S. Maiyuran, Kerr, Wu, Yalamanchili. "SIMD Re-convergence at Thread Frontiers" MICRO-44 2011.
- [6] Kerr, Damos, Yalamanchili. "Dynamic Compilation of Data-Parallel Kernels for Vector Processors" CGO 2012
- [7] Farooqui, Kerr, Damos, Yalamanchili, Schwan. "Lynx: Dynamic Instrumentation System for Data-Parallel Applications on GPU Architectures" ISPASS'12