


OCTOBER 11-14, 2011 | SAN JOSE, CALIFORNIA

GPU Computing

Past, Present, and Future

David Luebke Director, NVIDIA Research


Graphics Processing Unit (GPU)



What GPUs Do




Parallel Computing, Illustrated




The "New" Moore's Law

- Computers no longer get faster, just wider
- You must re-think your algorithms to be parallel!
- Data-parallel computing is most scalable solution

The World's Programmers




Why GPU Computing?







Accelerating Insight





OCTOBER 11-14, 2011 | SAN JOSE, CALIFORNIA

GPU Computing:

A sampling of "killer" apps


Tracking Space Junk

Air Force monitors 19,000 pieces of space debris





- Even a paint flake can destroy spacecraft
- 21x CUDA speedup narrow uncertainty bands and reduce false alarms

Modeling Air Traffic



- Variables: flight paths, air speed, altitude, descent rates
- NASA ported their model to CUDA
- 10 minute process reduced to 3 second





Detecting IEDs

12 mph CPU



77 mph GPU



Reducing Radiation from CT Scans




28,000 people/year develop cancer from CT scans

UCSD: advanced CT reconstruction reduces radiation by **35-70x**

CPUs: 2 hours (unusable)

CUDA: 2 minutes (clinically practical)

Operating on a Beating Heart



Only 2% of surgeons can operate on a beating heart


Patient stands to lose 1 point of IQ every10 min with heart stopped

GPU enables real-time motion compensation to virtually stop beating heart for surgeons:



OLOGY SFNCF

Simulating Shampoo



The outcome is quite spectacular...with two GPUs we can run a single simulation as fast as on 128 CPUs of a Cray XT3 or on 1024 CPUs of an IBM BlueGene/L machine.

We can try things that were undoable before. It still blows my mind.

Axel Kohlmeyer Temple University

Surfactant Simulation

Cleaning Cotton






Problem: Cotton is over-cleaned, causing fiber damage




GPU-based machine vision enables real-time feedback during cleaning


96% lower fiber damage \$100M additional potential revenue

GPUs Power 3 of the Top 5...




...Using Less Power







Early 3D Graphics



Perspective study of a chalice Paolo Uccello, circa 1450

Early Graphics Hardware






Artist using a perspective machine Albrecht Dürer, 1525


Perspective study of a chalice Paolo Uccello, circa 1450

Early Electronic Graphics Hardware



SKETCHPAD: A Man-Machine Graphical Communication System Ivan Sutherland, 1963





The Geometry Engine: A VLSI Geometry System for Graphics Jim Clark, 1982

Vertex Transform & Lighting Triangle Setup & Rasterization Texturing & Pixel Shading Depth Test & Blending Framebuffer


Vertex Transform & Lighting




Texturing & Pixel Shading

Depth Test & Blending


Framebuffer




Vertex Transform & Lighting Triangle Setup & Rasterization Texturing & Pixel Shading Depth Test & Blending Framebuffer



Vertex Transform & Lighting Triangle Setup & Rasterization Texturing & Pixel Shading Depth Test & Blending Framebuffer






Key abstraction of real-time graphics


Hardware used to look like this

One chip/board per stage


Fixed data flow through pipeline


SGI RealityEngine (1993)







SGI InfiniteReality (1997)









- Remains a useful abstraction
- Hardware used to look like this










- Hardware used to look like this
 - Vertex, pixel processing became programmable
 - New stages added

GPU architecture increasingly centers around shader execution


Modern GPUs: Unified Design




Vertex shaders, pixel shaders, etc. become *threads* running different programs on a flexible core

© NVIDIA Corporation 2011


GeForce 8: Modern GPU Architecture




GeForce 8: Modern GPU Architecture



Modern GPU Architecture: GT200




Current GPU Architecture: Fermi




GPUs Today

Lessons from Graphics Pipeline

- Throughput is paramount
- Create, run, & retire lots of threads very rapidly
- Use multithreading to hide latency







"Fermi" 3B xtors




1995 2000 2005 2010



How to build a parallel machine: SIMD





Thinking Machines CM-2

MasPar MP1 (front), Goddard MPP (back)


How to build a parallel machine: Hardware Multithreading



Tera MTA

How to build a parallel machine: Symmetric Multiprocessing





Intel Core2 Duo

SGI Challenge

Fermi, Oversimplified


32-wide SIMD (two 16-wide datapaths)


48-way hardware multithreading

X 16-way SMP

24576 threads in flight

@ 512 FMA ops per clock






GPU Computing 1.0: GPGPU


(Ignoring prehistory: Ikonas, Pixel Machine, Pixel-Planes...)

Compute pretending to be graphics


- Disguise data as triangles or textures
- Disguise algorithm as render passes & shaders
- → Trick graphics pipeline into doing your computation!


Typical GPGPU Constructs






Typical GPGPU Constructs





GPU Computing 2.0: CUDA






OCTOBER 11-14, 2011 | SAN JOSE, CALIFORNIA


GPU Computing: State of the Union

GPU Computing 3.0: An Ecosystem














Libraries







GPU Computing by the numbers

300,000,000 CUDA Capable GPUs

500,000

CUDA Toolkit Downloads


100,000

Active CUDA Developers

400

Universities Teaching CUDA

CUDA Centers of Excellence



Workloads


- Each GPU is designed to target a mix of known and speculative workloads
- The art of GPU design is choosing these workloads (and shipping on schedule!)

What workloads will drive future GPUs?

- High performance computing
- Graphics
- Computational graphics

Filtering

- Separable filters
 - Depth of field
 - Film bloom
 - Subsurface scattering
- Anisotropic diffusion
 - **Depth of field**
- Data-dependent filters
 - Antialias ing




Subpixel Reconstruction Anti-Aliasing Chajdas, McGuire, Luebke I3D 2011

Histogram

Luminance values for tone mapping

 Sample distribution for shadow map creation





Sample Distribution Shadow Maps Law Rzen V State \$ 50 to ha, e130 120 11

Rasterization as Iteration


- Rasterize convex hull of moving triangle
- Ray trace against triangle at each pixel




a) Conventional Rasterization




b) Stochastic Rasterization



10x Zoom




e) *t*=1 Geometry



f) 2D AABB Geometry




g) 2D Convex Hull Geometry



h) 2D C.H. Full Wireframe


Rasterization as Iteration

- Darken pixels by % of hemisphere blocked by nearby triangles
- Compute triangle regions of influence to find affected pixels



CUDA Tessellation

- Flexible adaptive geometry generation
- Recursive subdivision




Real-Time View-Dependent Rendering of Parametric Surfaces Eisenacher, Meyer, Loop 2009

Ray Tracing







Key GPU Workloads

- Computational graphics
- Scientific and numeric computing
- Image processing video & images
- Computer vision
- Speech & natural language
- Data mining & machine learning

Key CUDA Challenges

- Express other programming models elegantly
 - Persistent thread blocks: fill machine, fetch work, repeat
 - Producer-consumer: work queues, work stealing, ...
 - Nested & irregular parallelism: divide&conquer, BFS, ...
 - Task-parallel: kernel, thread block or warp as parallel task
- Express locality: deep memories, compute "places"
- Improve & mature development environment

Key GPGPU Researcher Challenges

- Foster high-level libraries, languages, platforms
 - Domain-specific tools & packages
 - "Horizontal" programming layers & patterns
- Rethink algorithms, numerics, approaches
 - Computation is cheap
 - Data movement is costly

Think parallel!

Final Thoughts - Education

- We should teach parallel computing in CS 1 or CS 2
 - Computers don't get faster, just wider
 - Manycore is the future of computing

Insertion Sort

Heap Sort

Merge Sort

Which goes faster on large data?

Students need to understand this! **Early!**

GPU TECHNOLOGY CONFERENCE

OCTOBER 11-14, 2011 | SAN JOSE, CALIFORNIA

Questions?

dluebke@nvidia.com

Computational Challenge





Fermi Features, Spoken in HPC



- Full scatter-gather and automatic predication to simplify SIMD programming (SIMT)
- Hardware accelerated task distributor for dynamic load balancing
- Dynamically partitionable register file
- High performance atomic operations
- On-chip crossbar network
- Local scratchpad per core for fine-grained thread coop
- IEEE 754-2008 floating point with high-speed fp64
- High-speed GDDR memory interface
- Optional ECC protection on DRAM, L2, L1, ShMem, RF
- Mature programming models based on C, C++, Fortran

CUDA Examples

CUDA C Example



```
void saxpy_serial(int n, float a, float *x, float *y)
{
    for (int i = 0; i < n; ++i)
        y[i] = a*x[i] + y[i];
}

// Invoke serial SAXPY kernel
saxpy_serial(n, 2.0, x, y);</pre>
Serial C Code
```


Example: Parallel Reduction



Summing up a sequence with 1 thread:

```
int sum = 0;
for(int i=0; i<N; ++i) sum += x[i];</pre>
```

- Parallel reduction builds a summation tree
 - each thread holds 1 element
 - stepwise partial sums
 - N threads need log N steps
 - one possible approach:Butterfly pattern




Example: Parallel Reduction



Summing up a sequence with 1 thread:

```
int sum = 0;
for(int i=0; i<N; ++i) sum += x[i];</pre>
```

- Parallel reduction builds a summation tree
 - each thread holds 1 element
 - stepwise partial sums
 - N threads need log N steps
 - one possible approach:Butterfly pattern




Parallel Reduction for 1 Block



```
// INPUT: Thread i holds value x_i
int i = threadIdx.x;
__shared__ int sum[blocksize];
```

```
// One thread per element
sum[i] = x_i; __syncthreads();
```

```
for(int bit=blocksize/2; bit>0; bit/=2)
{
  int t=sum[i]+sum[i^bit]; __syncthreads();
  sum[i]=t; __syncthreads();
}
```



// OUTPUT: Every thread now holds sum in sum[i]

thrust::sort



sort.cu

```
#include <thrust/host vector.h>
#include <thrust/device vector.h>
#include <thrust/generate.h>
#include <thrust/sort.h>
#include <cstdlib>
int main(void)
  // generate random data on the host
  thrust::host vector<int> h vec(1000000);
  thrust::generate(h vec.begin(), h vec.end(), rand);
  // transfer to device and sort
  thrust::device vector<int> d vec = h vec;
  // sort 1B 32b keys/sec on Fermi
  thrust::sort(d vec.begin(), d vec.end());
  return 0;
```